AD9957SLASHPCBZ datasheet(35/60 Pages) AD

35 / 60 page

AD9957

Rev. 0 | Page 35 of 60

PLL CHARGE PUMP

The charge pump current (ICP) is programmable to provide the

user with additional flexibility to optimize the PLL performance.

Table 9 lists the bit settings vs. the nominal charge pump

current.

Table 9. PLL Charge Pump Current

ICP (CFR3<21:19>)

Charge Pump Current (ICP in μA)

000

212

001

237

010

262

011

287

100

312

101

337

110

363

111

387

EXTERNAL PLL LOOP FILTER COMPONENTS

The PLL_LOOP_FILTER pin provides a connection interface to

attach the external loop filter components. The ability to use

custom loop filter components gives the user more flexibility to

optimize the PLL performance. The PLL and external loop filter

components are shown in Figure 52.

PFD

PLL_LOOP_FILTER

VCO

÷N

PLL OUT

PLL IN

AVDD

REFCLK PLL

Figure 52. REFCLK PLL External Loop Filter

In the prevailing literature, this configuration yields a third-

order, Type II PLL. To calculate the loop filter component

values, begin with the feedback divider value (N), the gain of

the phase detector (KD), and the gain of the VCO (KV) based on

the programmed VCO SEL bit settings (see Table 1 for KV). The

loop filter component values depend on the desired open-loop

bandwidth (fOL) and phase margin (φ), as follows:

()⎟

⎟

⎠

⎞

⎜⎜

⎝

⎛

sin

(7)

( )

()2

tan

C1 =

(8)

()

() ⎟

⎟

⎠

⎞

⎜⎜

⎝

⎛ −

cos

sin

)

(

(9)

where:

KD equals the programmed value of ICP.

KV is taken from Table 1.

Ensure that proper units are used for the variables in Equation 7

through Equation 9. ICP must be in amps, not μA as appears in

Table 9; KV must be in Hz/V, not MHz/V as listed in Table 1; the

loop bandwidth (fOL) must be in Hz; the phase margin (φ) must

be in radians.

For example, suppose the PLL is programmed such that

ICP = 287 μA, KV = 625 MHz/V, and N = 25. If the desired loop

bandwidth and phase margin are 50 kHz and 45°, respectively,

the loop filter component values are R1 = 52.85 Ω, C1 =

145.4 nF, and C2 = 30.11 nF.

PLL LOCK INDICATION

When the PLL is in use, the PLL_LOCK pin provides an active

high indication that the PLL has locked to the REFCLK input

signal. When the PLL is bypassed the PLL_LOCK pin defaults

to Logic 0.

AD9957/PCBZ Datasheet(PDF) 35 Page - Analog Devices

AD9957/PCBZ Datasheet(HTML) 35 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL