Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

SST26VF032B-104I/SM Datasheet(PDF) 5 Page - Microchip Technology

Part # SST26VF032B-104I/SM
Description  2.5V/3.0V 32-Mbit Serial Quad I/O™ (SQI™) Flash Memory
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SST26VF032B-104I/SM Datasheet(HTML) 5 Page - Microchip Technology

  SST26VF032B-104I/SM Datasheet HTML 1Page - Microchip Technology SST26VF032B-104I/SM Datasheet HTML 2Page - Microchip Technology SST26VF032B-104I/SM Datasheet HTML 3Page - Microchip Technology SST26VF032B-104I/SM Datasheet HTML 4Page - Microchip Technology SST26VF032B-104I/SM Datasheet HTML 5Page - Microchip Technology SST26VF032B-104I/SM Datasheet HTML 6Page - Microchip Technology SST26VF032B-104I/SM Datasheet HTML 7Page - Microchip Technology SST26VF032B-104I/SM Datasheet HTML 8Page - Microchip Technology SST26VF032B-104I/SM Datasheet HTML 9Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 82 page
background image
 2013-2022 Microchip Technology Inc. and its subsidiaries
DS20005218K-page 5
SST26VF032B/SST26VF032BA
TABLE 2-1:
PIN DESCRIPTION
Symbol
Pin Name
Functions
SCK
Serial Clock
To provide the timing of the serial interface.
Commands, addresses or input data are latched on the rising edge of the clock
input, while output data is shifted out on the falling edge of the clock input.
SIO[3:0]
Serial Data
Input/Output
To transfer commands, addresses or data serially into the device or data out of
the device. Inputs are latched on the rising edge of the serial clock. Data is
shifted out on the falling edge of the serial clock. The Enable Quad I/O (EQIO)
command instruction configures these pins for Quad I/O mode.
SI
Serial Data Input
for SPI mode
To transfer commands, addresses or data serially into the device. Inputs are
latched on the rising edge of the serial clock. SI is the default state after a power
on reset.
SO
Serial Data Output
for SPI mode
To transfer data serially out of the device. Data is shifted out on the falling edge
of the serial clock. SO is the default state after a power on reset.
CE#
Chip Enable
The device is enabled by a high-to-low transition on CE#. CE# must remain low
for the duration of any command sequence; or in the case of write operations,
for the command/data input sequence.
WP#
Write-Protect
The Write-Protect (WP#) is used in conjunction with the WPEN and IOC bits in
the Configuration register to prohibit write operations to the Block Protection
register. This pin only works in SPI, single-bit and dual-bit Read mode.
HOLD#
Hold
Temporarily stops serial communication with the SPI Flash memory while the
device is selected. This pin only works in SPI, single-bit and dual-bit Read mode
and must be tied high when not in use.
VDD
Power Supply
To provide power supply voltage.
VSS
Ground



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com