Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

ICS952906AFLFT Datasheet(PDF) 3 Page - Integrated Circuit Systems

Part # ICS952906AFLFT
Description  Programmable Timing Control Hub for Next Gen P4??processor
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ICST [Integrated Circuit Systems]
Direct Link  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS952906AFLFT Datasheet(HTML) 3 Page - Integrated Circuit Systems

  ICS952906AFLFT Datasheet HTML 1Page - Integrated Circuit Systems ICS952906AFLFT Datasheet HTML 2Page - Integrated Circuit Systems ICS952906AFLFT Datasheet HTML 3Page - Integrated Circuit Systems ICS952906AFLFT Datasheet HTML 4Page - Integrated Circuit Systems ICS952906AFLFT Datasheet HTML 5Page - Integrated Circuit Systems ICS952906AFLFT Datasheet HTML 6Page - Integrated Circuit Systems ICS952906AFLFT Datasheet HTML 7Page - Integrated Circuit Systems ICS952906AFLFT Datasheet HTML 8Page - Integrated Circuit Systems ICS952906AFLFT Datasheet HTML 9Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 23 page
background image
3
Integrated
Circuit
Systems, Inc.
ICS952906A
1236A—08/06/07
ICS952906A is a 48 pin clock chip for VIA VN800/CN700/P4M800 style chipsets. When used with a fanout DDR buffer, such
as the 93788, it provides all the necessary clock signals for such a system.
The ICS952906A is part of a whole new line of ICS clock generators and buffers called TCH™ (Timing Control Hub). This part
incorporates ICS's newest clock technology which offers more robust features and functionality. Employing the use of a
serially programmable I
2C interface, this device can adjust the output clocks by configuring the frequency setting, the output
divider ratios, selecting the ideal spread percentage, the output skew, the output strength, and enabling/disabling each
individual output clock. M/N control can configure output frequency with resolution up to 0.1MHz increment.
General Description
Block Diagram
I REF
RESET#
PLL2
Frequency
Dividers
Programmable
Spread
PLL1
Programmable
Frequency
Dividers
STOP
Logic
48MHz
24_48MHz
X1
X2
XTAL
SDATA
SCLK
PCI_STOP#
CPU_STOP#
VTTPWRGD#/PD#
FS (4:0)
Sel24_48#
MODE
Control
Logic
REF (1:0)
CPUCLKT (1:0)/ITP
CPUCLKC (1:0)/ITP
25MHz (1:0)
3V66 (2:0)
PCICLK (6:0)
PCICLK_F (2:0)
Power Groups
VDD
GND
3
6
REF, Xtal
10, 17
11, 18
PCICLK outputs
24
23
48MHz Fix, Fix Digital, Fix analog
27
28
3V66 outputs
34
37
2.5V for 25MHz outputs
40
43
CPU outputs
48
47
CPU Analog, CPU digital
Description
Pin Number



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com