| Electronic Components Datasheet Search |
|
GL9701 Datasheet(PDF) 28 Page - GENESYS LOGIC |
|
|
|||||||||||||||||||||||||||||
GL9701 Datasheet(HTML) 28 Page - GENESYS LOGIC |
|
28 / 75 page ![]() GL9701 PCI Express TM to PCI Bridge ©2000-2006 Genesys Logic Inc. - All rights reserved. Page 28 5.6 IDSEL Mapping While receiving a Type1 Configuration Cycle from the upstream PCI Express port, GL9701 will convert it into a Type0 Configuration Cycle if the bus number is within the range specified by the Primary Bus Number Register and the Secondary Bus Number Register. The format of a Type0 Configuration Cycle is as followed: GL9701 converts the destination ID device number to one of the AD[31:16] as the IDSEL of the five PCI slots. The mapping between the AD[31:16] and Device Number is: Device Number [4:0] AD[31:16] 00000 0000_0000_0000_0001 00001 0000_0000_0000_0010 00010 0000_0000_0000_0100 00011 0000_0000_0000_1000 00100 0000_0000_0001_0000 00101 0000_0000_0010_0000 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |