TMP86FS49AIUG datasheet(181/296 Pages) TOSHIBA

181 / 296 page

Page 165

TMP86FS49AIUG

(2)

LSB receive mode

LSB receive mode is selected by setting SIO1CR<SIODIR> to “1”, in which case the data is

received sequentially beginning with the least significant bit (Bit0).

14.3.2.3 Transmit/receive mode

(1)

MSB transmit/receive mode

MSB transmit/receive mode are selected by setting SIO1CR<SIODIR> to “0” in which case the

data is transferred sequentially beginning with the most significant bit (Bit7) and the data is received

sequentially beginning with the most significant (Bit7).

(2)

LSB transmit/receive mode

LSB transmit/receive mode are selected by setting SIO1CR<SIODIR> to “1”, in which case the

data is transferred sequentially beginning with the least significant bit (Bit0) and the data is received

sequentially beginning with the least significant (Bit0).

14.3.3 Transfer modes

Transmit, receive and transmit/receive mode are selected by using SIO1CR<SIOM>.

14.3.3.1 Transmit mode

Transmit mode is selected by writing “00B” to SIO1CR<SIOM>.

(1)

Starting the transmit operation

Transmit mode is selected by setting “00B” to SIO1CR<SIOM>. Serial clock is selected by using

SIO1CR<SCK>. Transfer direction is selected by using SIO1CR<SIODIR>.

When a transmit data is written to the transmit buffer register (SIO1TDB), SIO1SR<TXF> is

cleared to “0”.

After SIO1CR<SIOS> is set to “1”, SIO1SR<SIOF> is set synchronously to “1” the falling edge of

SCK1

pin.

The data is transferred sequentially starting from SO1 pin with the direction of the bit specified by

SIO1CR<SIODIR>, synchronizing with the SCK1 pin's falling edge.

SIO1SR<SEF> is kept in high level, between the first clock falling edge of SCK1 pin and eighth

clock falling edge.

SIO1SR<TXF> is set to “1” at the rising edge of pin after the data written to the SIO1TDB is

transferred to shift register, then the INTSIO1 interrupt request is generated, synchronizing with the

next falling edge on SCK1 pin.

Note 1: In internal clock operation, when SIO1CR<SIOS> is set to "1", transfer mode does not start

without writing a transmit data to the transmit buffer register (SIO1TDB).

Note 2: In internal clock operation, when the SIO1CR<SIOS> is set to "1", SIO1TDB is transferred to

shift register after maximum 1-cycle of serial clock frequency, then a serial clock is output from

SCK1

pin.

Note 3: In external clock operation, when the falling edge is input from SCK1 pin after SIO1CR<SIOS> is

set to "1", SIO1TDB is transferred to shift register immediately.

TMP86FS49AIUG Datasheet(PDF) 181 Page - Toshiba Semiconductor

TMP86FS49AIUG Datasheet(HTML) 181 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL