LAN9252SLASHML datasheet(76/329 Pages) MICROCHIP

76 / 329 page

LAN9252

DS00001909A-page 76

 2015 Microchip Technology Inc.

8-BIT WRITE

The address is latched simultaneously from AD[7:0] and AD[15:8]. A write on AD[7:0] follows. AD[15:8] pins are not

used or driven for the data phase as the host could potentially continue to drive the upper address on these signals. The

cycle is repeated for the other BYTEs of the DWORD.

8-BIT READS AND WRITES TO CONSTANT ADDRESS

The address is latched simultaneously from AD[7:0] and AD[15:8]. A mix of reads and writes on AD[7:0] follows.

AD[15:8] pins are not used or driven for the data phase as the host could potentially continue to drive the upper address

on these signals.

FIGURE 9-17:

MULTIPLEXED ADDRESSING WITH SINGLE PHASE LATCHING - 8-BIT WRITE

Note:

Generally, four 8-bit reads to opposite BYTEs of the same DWORD are required. 8-bit reads and writes to

the same BYTE is a special case.

FIGURE 9-18:

MULTIPLEXED ADDRESSING WITH SINGLE PHASE LATCHING - 8-BIT READS

AND WRITES CONSTANT ADDRESS

ALELO

ALEHI

Address Low

Data 7:0

Address+1 Low

Data 15:8

Address High

Optional

Address+2 Low

Data 23:16

Address High

Address+3 Low

Data 31:24

Address High

Optional

AD[15:8]

AD[7:0]

ALELO

ALEHI

Address Low

Address High

Data 7:0

Optional

AD[15:8]

AD[7:0]

Data 7:0

LAN9252/ML Datasheet(PDF) 76 Page - Microchip Technology

LAN9252/ML Datasheet(HTML) 76 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL