TMS28F002AXY datasheet(16/79 Pages) TI

16 / 79 page

TMS28F002Axy, TMS28F200Axy

262144 BY 8-BIT/131072 BY 16-BIT

AUTO-SELECT BOOT-BLOCK FLASH MEMORIES

SMJS826D – JANUARY 1996 – REVISED SEPTEMBER 1997

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

BUS

OPERATION

COMMAND

COMMENTS

Write

program

setup

Data = 40h or 10h

Addr = Address of

byte to be

programmed

Write

Write data

Data = Byte to be

programmed

Addr = Address of

byte to be

programmed

Read

Status-register data.

Toggle G or E to update

status register

Standby

Check SB7

1 = Ready, 0 = Busy

Repeat for subsequent bytes.

Write FFh after the last byte-programming operation to

reset the device to read-array mode.

BUS

OPERATION

COMMAND

COMMENTS

Standby

Check SB3

1 = Detect VPP low

(see Note B)

Standby

Check SB4

1 = Byte-program error

(see Note C)

NOTES: A. Full status-register check can be done after each byte or after a sequence of bytes.

B. SB3 must be cleared before attempting additional program / erase operations.

C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.

Figure 3. Automated Byte-Programming Flow Chart

Start

Issue Program-Setup

Command and Byte Address

Issue Byte

Address/Data

SB7 = 1

Full Status-Register

Check (optional)

See Note A

Yes

Byte-Program Completed

FULL STATUS-REGISTER-CHECK FLOW

Read

Status-Register Bits

SB3 = 0

Yes

VPP Range Error

SB4 = 0

Yes

Byte-Program

Failed

Byte-Program Passed

Read Status-Register

Bits

TMS28F002AXY Datasheet(PDF) 16 Page - Texas Instruments

TMS28F002AXY Datasheet(HTML) 16 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Datasheet Download

Link URL