MS85RS1MTY datasheet(5/43 Pages) RAMXEED

5 / 43 page

MS85RS1MTY(AEC-Q100 Compliant)

DS501-00096-1v0-E



STATUS REGISTER

Bit No.

Bit Name

Function

WPEN

Status Register Write Protect

This is a bit composed of nonvolatile memories (FeRAM). WPEN protects

writing to a status register (refer to “ WRITING PROTECT”) relating with

WP input. Writing with the WRSR command and reading with the RDSR

command are possible.

6 to 4



Not Used Bits

These are bits composed of nonvolatile memories, writing with the WRSR

command is possible. These bits are not used but they are read with the

RDSR command.

BP1

Block Protect

This is a bit composed of nonvolatile memory. This defines size of write

protect block for the WRITE command (refer to “ BLOCK PROTECT”).

Writing with the WRSR command and reading with the RDSR command

are possible.

BP0

WEL

Write Enable Latch

This indicates FeRAM Array and status register are writable. The WREN

command is for setting, and the WRDI command is for resetting. With the

RDSR command, reading is possible but writing is not possible with the

WRSR command. WEL is reset after the following operations.

After power ON.

After WRDI command recognition.

After return from DPD mode.

After return from Hibernate mode.

Achieving continuous writing mode, WEL is not reset after following oper-

ations making it possible to execute writing commands continuously.

After WRSR command recognition.

After WRITE command recognition.

After WRSN command recognition.

After SSWR command recognition.

This is a bit fixed to “0”.

MS85RS1MTY Datasheet(PDF) 5 Page - RAMXEED LIMITED

MS85RS1MTY Datasheet(HTML) 5 Page - RAMXEED LIMITED

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

Datasheet Download

Link URL