MS85RS1MTY datasheet(8/43 Pages) RAMXEED

8 / 43 page

MS85RS1MTY(AEC-Q100 Compliant)

DS501-00096-1v0-E



RDSR

The RDSR command reads status register data. After op-code of RDSR is input to SI, 8-cycle clock is input

to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. In the

RDSR command, repeated reading of status register is enabled by sending SCK continuously before rising

of CS.



WRSR

The WRSR command writes data to the nonvolatile memory bit of status register. After performing WRSR

op-code to a SI pin, 8 bits writing data is input. WEL (Write Enable Latch) is not able to be written with WRSR

command. A SI value correspondent to bit 1 is ignored. Bit 0 of the status register is fixed to “0” and cannot

be written. The SI value corresponding to bit 0 is ignored. WP signal level shall be fixed before performing

WRSR command, and do not change the WP signal level until the end of command sequence.

SCK

00000101

High-Z

Invalid

MSB

Data Out

LSB

Invalid

SCK

00000001

Data In

MSB

High-Z

LSB

7654

210

Instruction

MS85RS1MTY Datasheet(PDF) 8 Page - RAMXEED LIMITED