ADA4899-1YCPZ-R2 datasheet(5/20 Pages) AD

5 / 20 page

ADA4899-1

Rev. B | Page 5 of 20

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter

Rating

Supply Voltage

12.6 V

Power Dissipation

See Figure 4

Differential Input Voltage

±1.2 V

Differential Input Current

±10 mA

Storage Temperature Range

–65°C to +150°C

Operating Temperature Range

–40°C to +125°C

Lead Temperature (Soldering 10 sec)

300°C

Junction Temperature

150°C

Stresses above those listed under Absolute Maximum Ratings

may cause permanent damage to the device. This is a stress

rating only; functional operation of the device at these or any

other conditions above those indicated in the operational

section of this specification is not implied. Exposure to absolute

maximum rating conditions for extended periods may affect

device reliability.

MAXIMUM POWER DISSIPATION

The maximum safe power dissipation in the ADA4899-1

package is limited by the associated rise in junction temperature

(TJ) on the die. The plastic encapsulating the die locally reaches

the junction temperature. At approximately 150°C, which is the

glass transition temperature, the plastic changes its properties.

Even temporarily exceeding this temperature limit may change

the stresses that the package exerts on the die, permanently

shifting the parametric performance of the ADA4899-1.

Exceeding a junction temperature of 150°C for an extended

period can result in changes in silicon devices, potentially

causing failure.

The still-air thermal properties of the package and PCB (θJA),

the ambient temperature (TA), and the total power dissipated in

the package (PD) determine the junction temperature of the die.

The junction temperature is calculated as

TJ = TA + (PD × θJA)

The power dissipated in the package (PD) is the sum of the

quiescent power dissipation and the power dissipated in the

package due to the load drive for all outputs. The quiescent

power is the voltage between the supply pins (VS) times the

quiescent current (IS). Assuming the load (RL) is referenced to

midsupply, the total drive power is VS/2 × IOUT, some of which is

dissipated in the package and some in the load (VOUT × IOUT).

The difference between the total drive power and the load

power is the drive power dissipated in the package.

PD = Quiescent Power + (Total Drive Power – Load Power)

()

OUT

–

⎟⎟

⎠

⎞

⎜⎜

⎝

⎛

RMS output voltages should be considered. If RL is referenced to

VS–, as in single-supply operation, the total drive power is VS ×

IOUT. If the rms signal levels are indeterminate, consider the

worst case, when VOUT = VS/4 for RL to midsupply

() (

)

In single-supply operation with RL referenced to VS–, worst case

is VOUT = VS/2.

Airflow increases heat dissipation, effectively reducing θJA. In

addition, more metal directly in contact with the package leads

from metal traces, through holes, ground, and power planes

reduces the θJA. Soldering the exposed paddle to the ground

plane significantly reduces the overall thermal resistance of the

package.

Figure 4 shows the maximum safe power dissipation in the

package vs. the ambient temperature for the exposed paddle

(EPAD) 8-lead SOIC (70°C/W) and 8-lead LFCSP (70°C/W)

packages on a JEDEC standard 4-layer board. θJA values are

approximations.

AMBIENT TEMPERATURE (°C)

120

–40

–20

204060

100

0.0

4.0

3.5

3.0

2.5

2.0

1.5

1.0

0.5

LFCSP AND SOIC

Figure 4. Maximum Power Dissipation vs. Ambient Temperature

ESD CAUTION

ADA4899-1YCPZ-R2 Datasheet(PDF) 5 Page - Analog Devices

ADA4899-1YCPZ-R2 Datasheet(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Datasheet Download

Link URL