Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

MPC8245 Datasheet(PDF) 28 Page - Freescale Semiconductor, Inc

Part # MPC8245
Description  Integrated Processor Hardware Specifications
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8245 Datasheet(HTML) 28 Page - Freescale Semiconductor, Inc

Back Button MPC8245 Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC8245 Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC8245 Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC8245 Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC8245 Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC8245 Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC8245 Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC8245 Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC8245 Datasheet HTML 32Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 68 page
background image
MPC8245 Integrated Processor Hardware Specifications, Rev. 10
28
Freescale Semiconductor
Electrical and Thermal Characteristics
Figure 17 shows the AC timing diagram for the I2C bus.
Figure 17. I2C Bus AC Timing Diagram
4.7
PIC Serial Interrupt Mode AC Timing Specifications
Table 14 provides the PIC serial interrupt mode AC timing specifications for the MPC8245 at
recommended operating conditions (see Table 2) with GVDD = 3.3 V ± 5% and LVDD = 3.3 V ± 0.3 V.
Table 14. PIC Serial Interrupt Mode AC Timing Specifications
Num
Characteristic
Min
Max
Unit
Notes
1
S_CLK frequency
1/14 SDRAM_SYNC_IN
1/2 SDRAM_SYNC_IN
MHz
1
2
S_CLK duty cycle
40
60
%
—
3
S_CLK output valid time
—
6
ns
—
4
Output hold time
0
—
ns
—
5S_FRAME, S_RST output valid time
—
1 sys_logic_clk period + 6
ns
2
6
S_INT input setup time to S_CLK
1 sys_logic_clk period + 2
—
ns
2
7
S_INT inputs invalid (hold time) to S_CLK
—
0
ns
2
Notes:
1. See the MPC8245 Integrated Processor Reference Manual for a description of the PIC interrupt control register (ICR) and
S_CLK frequency programming.
2. S_RST, S_FRAME, and S_INT shown in Figure 18 and Figure 19, depict timing relationships to sys_logic_clk and S_CLK
and do not describe functional relationships between S_RST, S_FRAME, and S_INT. The MPC8245 Integrated Processor
Reference Manual describes the functional relationships between these signals.
3. The sys_logic_clk waveform is the clocking signal of the internal peripheral logic from the output of the peripheral logic PLL;
sys_logic_clk is the same as SDRAM_SYNC_IN when the SDRAM_SYNC_OUT to SDRAM_SYNC_IN feedback loop is
implemented and the DLL is locked. See the MPC8245 Integrated Processor Reference Manual for a complete clocking
description.
Sr
S
SDA
SCL
tI2CF
tI2SXKL
tI2CL
tI2CH
tI2DXKL,tI2OVKL
tI2DVKH
tI2SXKL
tI2SVKH
tI2KHKL
tI2PVKH
tI2CR
tI2CF
PS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com