Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

LXT362 Datasheet(PDF) 13 Page - Intel Corporation

Part # LXT362
Description  Integrated T1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

LXT362 Datasheet(HTML) 13 Page - Intel Corporation

Back Button LXT362 Datasheet HTML 9Page - Intel Corporation LXT362 Datasheet HTML 10Page - Intel Corporation LXT362 Datasheet HTML 11Page - Intel Corporation LXT362 Datasheet HTML 12Page - Intel Corporation LXT362 Datasheet HTML 13Page - Intel Corporation LXT362 Datasheet HTML 14Page - Intel Corporation LXT362 Datasheet HTML 15Page - Intel Corporation LXT362 Datasheet HTML 16Page - Intel Corporation LXT362 Datasheet HTML 17Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 48 page
background image
Integrated T1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications — LXT362
Datasheet
13
27
37
LLOOP / SCLK
DI
HARDWARE MODES:
Local Loopback. When held High, the data on TPOS and TNEG loops
back digitally to the RPOS and RNEG outputs (through the JA if enabled).
Connecting this pin to Midrange2 enables Analog loopback (TTIP and
TRING are looped back to RTIP and RRING).
HOST MODES:
Serial Clock. SCLK synchronizes serial port read/write operations. The
clock frequency can be any rate up to 2.048 MHz.
28
38
TAOS / QRSS /
CLKE
DI
HARDWARE MODES:
Transmit All Ones. When held High, the transmit data inputs are ignored
and the LXT362 transmits a stream of 1’s at the TCLK frequency. If TCLK
is not supplied, MCLK becomes the transmit clock reference. Note that
TAOS is inhibited during Remote loopback.
QRSS. In QRSS mode, setting this pin to Midrange2, enables QRSS
pattern generation and detection. The transceiver transmits the QRSS
pattern at the TCLK rate (or MCLK, if TCLK is not present).
HOST MODES:
Clock Edge Select. When CLKE is High, RPOS/RNEG or RDATA are
valid on the falling edge of RCLK, and SDO is valid on the rising edge of
SCLK.
When CLKE is Low, RPOS/RNEG or RDATA are valid on the rising edge of
RCLK, and SDO is valid on the falling edge of SCLK. The operation of
CLKE is summarized in Table 4 on page 18.
10
1, 6, 8,
9, 11,
12, 14,
17, 22,
23, 26,
28, 30,
33, 34,
40, 44
n/c
-
Not Connected
Table 3.
LXT362 Signal Descriptions (Continued)
Pin #
Symbol
I/O1
Description
PLCC
QFP
1. DI = Digital Input; DO = Digital Output; DI/O = Digital Input/Output; AI = Analog Input; AO = Analog Output.
2. Midrange is a voltage level such that 2.3 V
≤ Midrange ≤ 2.7 V. Midrange may also be established by letting the pin float.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com