Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

38K2 Datasheet(PDF) 91 Page - Renesas Technology Corp

Part # 38K2
Description  RENESAS 8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
PDF  358 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

38K2 Datasheet(HTML) 91 Page - Renesas Technology Corp

Back Button 38K2 Datasheet HTML 87Page - Renesas Technology Corp 38K2 Datasheet HTML 88Page - Renesas Technology Corp 38K2 Datasheet HTML 89Page - Renesas Technology Corp 38K2 Datasheet HTML 90Page - Renesas Technology Corp 38K2 Datasheet HTML 91Page - Renesas Technology Corp 38K2 Datasheet HTML 92Page - Renesas Technology Corp 38K2 Datasheet HTML 93Page - Renesas Technology Corp 38K2 Datasheet HTML 94Page - Renesas Technology Corp 38K2 Datasheet HTML 95Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 358 page
background image
FUNCTIONAL DESCRIPTION
Rev.2.00
Oct 15, 2006
page 72 of 130
38K2 Group
REJ09B0338-0200
HARDWARE
EXB Block Diagram
The block diagram of external bus interface (EXB) is shown below.
The external bus interface (EXB) consists of:
(1) External I/O interface part
(2) CPU interface part
(3) Internal memory interface part
(4) Transmit/Receive data buffer part
External I/O interface
CPU interface
Index register
External I/O
configuration
register
EXB interrupt
source enable register
Cch_WR
External MCU bus
Cch_RD
P34/ExCS
CPU channel
TxB_RDY
controller
RxB_RDY
P37/ExA0
P36/ExRD
Memory channel
control
Memory channel
operation mode register
Memory channel
transmit buffer control
Transmit buffer register
Receive buffer register
Memory channel
controller
End address register
Memory address
counter
Memory channel
status
P35/ExWR
Mch_RD
Mch_WR
Mch_TC
P41/ExDACK/TxD
mRX_enb
P42/ExTC/SCLK
mTX_enb
P43/ExA1/SRDY
Memory address
Request acknowledge
Memory read data
Memory write data
P33/ExINT
Mch_req
P40/ExDREQ/RxD
FIFO_stt
MRDsel
stt_sel
Buf_WR
Transmit/Receive data
buffer
ExOE
P10/DQ0/AN0
P17/DQ7/AN7
Decoder data selector
Configuration
signal
Internal memory
interface
: Functions as normal ports just after reset.
Fig. 106 Block diagram of external bus interface (EXB)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com