H8SXSLASH1663M datasheet(1009/1504 Pages) RENESAS

1009 / 1504 page

Section 20 USB Function Module (USB)

Rev. 2.00 Sep. 24, 2008 Page 977 of 1468

REJ09B0412-0200

20.3.8

Interrupt Enable Register 1 (IER1)

IER1 enables the interrupt requests of interrupt flag register 1 (IFR1). When an interrupt flag is set

to 1 while the corresponding bit of each interrupt is set to 1, an interrupt request is sent to the

CPU. The interrupt vector number is determined by the contents of interrupt select register 1

(ISR1).

Bit

Bit Name

Initial Value

R/W



EP3 TR

R/W

EP3 TS

R/W

VBUSF

R/W

Bit

Bit Name

Initial

Value

R/W

Description



Reserved

These bits are always read as 0. The write value

should always be 0.

EP3 TR

R/W

EP3 Transfer Request

EP3 TS

R/W

EP3 Transmission Complete

VBUSF

R/W

USB Bus Connect

20.3.9

Interrupt Enable Register 2 (IER2)

IER2 enables the interrupt requests of interrupt flag register 2 (IFR2). When an interrupt flag is set

to 1 while the corresponding bit of each interrupt is set to 1, an interrupt request is sent to the

CPU. The interrupt vector number is determined by the contents of interrupt select register 2

(ISR2).

Bit

Bit Name

Initial Value

R/W

SSRSME

R/W



SURSE

R/W

CFDN

R/W



SETCE

R/W

SETIE

R/W

H8SX/1663M Datasheet(PDF) 1009 Page - Renesas Technology Corp

H8SX/1663M Datasheet(HTML) 1009 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL