Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

H8SX/1663M Datasheet(PDF) 1047 Page - Renesas Technology Corp

Part # H8SX/1663M
Description  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M Datasheet(HTML) 1047 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 1043Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1044Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1045Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1046Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1047Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1048Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1049Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1050Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1051Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1047 / 1504 page
background image
Section 20 USB Function Module (USB)
Rev. 2.00 Sep. 24, 2008 Page 1015 of 1468
REJ09B0412-0200
(3)
Data Stage (Control-Out)
USB function
Application
OUT token reception
Data reception from host
OUT token reception
Set EP0o reception
complete flag
(IFR0.EP0o TS = 1)
Clear EP0o reception
complete flag
(IFR0.EP0o TS = 0)
Read data from EP0o
receive data size register
(EPSZ0o)
Write 1 to EP0o read
complete bit
(TRG.EP0o RDFN = 1)
Read data from EP0o
data register (EPDR0o)
1 written
to TRG.EP0s
RDFN?
1 written
to TRG.EP0o
RDFN?
NACK
NACK
ACK
No
Yes
No
Yes
Interrupt request
Figure 20.14 Data Stage (Control-Out) Operation
The application first analyzes command data from the host in the setup stage, and determines the
subsequent data stage direction. If the result of command data analysis is that the data stage is out-
transfer, the application waits for data from the host, and after data is received (EP0oTS bit in
IFR0 = 1), reads data from the FIFO. Next, the application writes 1 to the EP0o read complete bit,
empties the receive FIFO, and waits for reception of the next data.
The end of the data stage is identified when the host transmits an IN token and the status stage is
entered.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com