Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

H8SX/1663M Datasheet(PDF) 1133 Page - Renesas Technology Corp

Part # H8SX/1663M
Description  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M Datasheet(HTML) 1133 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 1129Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1130Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1131Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1132Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1133Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1134Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1135Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1136Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1137Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1133 / 1504 page
background image
Section 23 D/A Converter
Rev. 2.00 Sep. 24, 2008 Page 1101 of 1468
REJ09B0412-0200
23.4
Operation
The D/A converter includes D/A conversion circuits for two channels, each of which can operate
independently. When the DAOE bit in DACR01 is set to 1, D/A conversion is enabled and the
conversion result is output.
An operation example of D/A conversion on channel 0 is shown below. Figure 23.2 shows the
timing of this operation.
1. Write the conversion data to DADR0.
2. Set the DAOE0 bit in DACR01 to 1 to start D/A conversion. The conversion result is output
from the analog output pin DA0 after the conversion time t
DCONV has elapsed. The conversion
result continues to be output until DADR0 is written to again or the DAOE0 bit is cleared to 0.
The output value is expressed by the following formula:
Contents of DADR/256
× V
ref
3. If DADR0 is written to again, the conversion is immediately started. The conversion result is
output after the conversion time t
DCONV has elapsed.
4. If the DAOE0 bit is cleared to 0, analog output is disabled.
Conversion data 1
Conversion
result 1
High-impedance state
tDCONV
DADR0
write cycle
DA0
DAOE0
DADR0
Address
P
φ
DACR01
write cycle
Conversion data 2
Conversion
result 2
tDCONV
[Legend]
tDCONV: D/A conversion time
DADR0
write cycle
DACR01
write cycle
Figure 23.2 Example of D/A Converter Operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com