Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

M32C/86 Datasheet(PDF) 257 Page - Renesas Technology Corp

Part # M32C/86
Description  RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  505 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/86 Datasheet(HTML) 257 Page - Renesas Technology Corp

Back Button M32C/86 Datasheet HTML 253Page - Renesas Technology Corp M32C/86 Datasheet HTML 254Page - Renesas Technology Corp M32C/86 Datasheet HTML 255Page - Renesas Technology Corp M32C/86 Datasheet HTML 256Page - Renesas Technology Corp M32C/86 Datasheet HTML 257Page - Renesas Technology Corp M32C/86 Datasheet HTML 258Page - Renesas Technology Corp M32C/86 Datasheet HTML 259Page - Renesas Technology Corp M32C/86 Datasheet HTML 260Page - Renesas Technology Corp M32C/86 Datasheet HTML 261Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 257 / 505 page
background image
Page 234
9
7
4
f
o
5
0
0
2
,
8
0
.
p
e
S
0
0
.
1
.
v
e
R
0
0
1
0
-
4
0
2
0
B
9
0
J
E
R
17. Serial I/O (Special Function)
)
T
6
8
/
C
2
3
M
,
6
8
/
C
2
3
M
(
p
u
o
r
G
6
8
/
C
2
3
M
Figure 17.30 SIM Interface Connection
17.7.1 Parity Error Signal
17.7.1.1 Parity Error Signal Output Function
When the UiERE bit in the UiC1 register (i=0 to 4) is set to "1" (output), the parity error signal output
can be provided. The parity error signal output is provided when a parity error is detected upon
receiving data. A low-level ("L") signal output is provided from the TxDi pin in the timing shown in
Figure 17.31. When reading the UiRB register during a parity error output, the PER bit in the UiRB
register is set to "0" (no error occurs) and a high-level ("H") signal output is again provided simulta-
neously.
17.7.1.2 Parity Error Signal
To determine whether the parity error signal is output, the port that shares a pin with the RxDi pin is
read by using an end-of-transmit interrupt routine.
Microcomputer
SIM card
TxDi
RxDi
i=0 to 4
Figure 17.31 Parity Error Signal Output Timing (LSB First)
P
SP
ST
Hi-Z
RxDi
TxDi
Recieve
Complete Flag
"H"
"L"
"H"
"L"
"1"
"0"
NOTES:
1. The above applies to direct format conditions.
(The PRY bit is set to "1", the UFORM bit is set to "0",
and the UiLCH bit is set to "0").
D0
D1
D2
D3
D4
D5
D6
D7
ST : Start bit
P : Even parity
SP : Stop bit
i=0 to 4
"H"
"L"
Transfer Clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com