| Electronic Components Datasheet Search |
|
M32C/86 Datasheet(PDF) 320 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C/86 Datasheet(HTML) 320 Page - Renesas Technology Corp |
|
320 / 505 page ![]() Page 297 9 7 4 f o 5 0 0 2 , 8 0 . p e S 0 0 . 1 . v e R 0 0 1 0 - 4 0 2 0 B 9 0 J E R 22. Intelligent I/O (Communication Function) ) T 6 8 / C 2 3 M , 6 8 / C 2 3 M ( p u o r G 6 8 / C 2 3 M Figure 22.28 G0CMP0 to G0CMP3 Registers and G1CMP0 to G1CMP3 Registers G0MSK0 and G0MSK1 Registers, G1MSK0 and G1MSK1 Registers G0TCRC and G1TCRC Registers, G0RCRC and G1RCRC Registers Data Compare Register ij (i=0,1, j=0 to 3) Symbol Address After Reset G0CMP0 to G0CMP3 00F016, 00F116, 00F216, 00F316 Indeterminate G1CMP0 to G1CMP3 013016, 013116, 013216, 013316 Indeterminate RW RW Function Setting Range b7 b0 Data to be compared 0016 to FF16 NOTES: 1. Set the GiMSK0 register to use the GiCMP0 register. Set the GiMSK1 register to use the GiCMP1 register. Data Mask Register ij (i=0,1, j=0,1) Symbol Address After Reset G0MSK0, G0MSK1 00F416, 00F516 Indeterminate G1MSK0, G1MSK1 013416, 013516 Indeterminate Function Setting Range RW RW b7 b0 Masked data for received data Set incomparable bit to "1" 0016 to FF16 Transmit CRC Code Register i (i=0,1) Symbol Address After Reset G0TCRC, G1TCRC 00FB16-00FA16, 013B16-013A16 000016 Function RW RO b0 Result of the transmit CRC calculation(1, 2) b7 b15 b8 NOTES: 1. The calculated result is reset by setting the TE bit in the GiCR register to "0" (transmit disabled). The CRCV bit in the GiEMR register selects a default value. 2. Transmit CRC calculation is performed with each bit of data transmitted while the TCRCE bit in the GiETC register is set to "1" (used). Receive CRC Code Register i (i=0,1) Symbol Address After Reset G0RCRC, G1RCRC 00F916-00F816, 013916-013816 Indeterminate Function b0 Result of the receive CRC calculation(1, 2, 3) b7 b15 b8 RW RO NOTES: 1. The calculated result is reset by setting the RCRCE bit in the GiERC register to "0" (not used). If the ACRC bit in the GiEMR register is set to "1" (reset), the result is reset by matching data in the GiCMPj register (j=0 to 3) with the received data. 2. The result is reset to the default value selected by the CRCV bit in the GiEMR register before reception starts. 3. Receive CRC calculation is performed with every bit of data received while the RCRCE bit in the GiERC register is set to "1" (used). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |