| Electronic Components Datasheet Search |
|
AT89C51CC02CA-RATUM Datasheet(PDF) 67 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89C51CC02CA-RATUM Datasheet(HTML) 67 Page - ATMEL Corporation |
|
67 / 159 page ![]() 67 AT/T89C51CC02 4126L–CAN–01/08 Table 45. T2MOD Register T2MOD (S:C9h) Timer 2 Mode Control Register Reset Value = XXXX XX00b Not bit addressable Table 46. TH2 Register TH2 (S:CDh) Timer 2 High Byte Register Reset Value = 0000 0000b Not bit addressable 7654 3210 ------ T2OE DCEN Bit Number Bit Mnemonic Description 7- Reserved The value read from this bit is indeterminate. Do not set this bit. 6- Reserved The value read from this bit is indeterminate. Do not set this bit. 5- Reserved The value read from this bit is indeterminate. Do not set this bit. 4- Reserved The value read from this bit is indeterminate. Do not set this bit. 3- Reserved The value read from this bit is indeterminate. Do not set this bit. 2- Reserved The value read from this bit is indeterminate. Do not set this bit. 1T2OE Timer 2 Output Enable bit Clear to program P1.0/T2 as clock input or I/O port. Set to program P1.0/T2 as clock output. 0 DCEN Down Counter Enable bit Clear to disable Timer 2 as up/down counter. Set to enable Timer 2 as up/down counter. 7654 3210 -------- Bit Number Bit Mnemonic Description 7 - 0 High Byte of Timer 2 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |