Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

CDK1302 Datasheet(PDF) 6 Page - Cadeka Microcircuits LLC.

Part # CDK1302
Description  8-bit, 750 MSPS, Flash A/D Converter
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CADEKA [Cadeka Microcircuits LLC.]
Direct Link  http://www.cadeka.com
Logo CADEKA - Cadeka Microcircuits LLC.

CDK1302 Datasheet(HTML) 6 Page - Cadeka Microcircuits LLC.

  CDK1302 Datasheet HTML 1Page - Cadeka Microcircuits LLC. CDK1302 Datasheet HTML 2Page - Cadeka Microcircuits LLC. CDK1302 Datasheet HTML 3Page - Cadeka Microcircuits LLC. CDK1302 Datasheet HTML 4Page - Cadeka Microcircuits LLC. CDK1302 Datasheet HTML 5Page - Cadeka Microcircuits LLC. CDK1302 Datasheet HTML 6Page - Cadeka Microcircuits LLC. CDK1302 Datasheet HTML 7Page - Cadeka Microcircuits LLC. CDK1302 Datasheet HTML 8Page - Cadeka Microcircuits LLC. CDK1302 Datasheet HTML 9Page - Cadeka Microcircuits LLC.  
Zoom Inzoom in Zoom Outzoom out
 6 / 9 page
background image
©2008 CADEKA Microcircuits LLC
www.cadeka.com
6
Data Sheet
General Description
The CDK1302 is one of the fastest monolithic 8-bit parallel
flashA/Dconvertersavailabletoday.Thenominalconversion
rate is 750 MSPS and the analog bandwidth is in excess
of 900MHz. A major advance over previous flash
converters is the inclusion of 256 input preamplifiers
between the reference ladder and input comparators
(see block diagram). This not only reduces clock transient
kickback to the input and reference ladder due to a low
AC beta, but also reduces the effect of the dynamic state
of the input signal on the latching characteristics of the
input comparators. The preamplifiers act as buffers and
stabilize the input capacitance so that it remains constant
over different input voltage and frequency ranges and
therefore makes the part easier to drive than previous
flash converters. The preamplifiers also add a gain of two
to the input signal so that each comparator has a wider
overdrive or threshold range to “trip” into or out of the
active state. This gain reduces metastable states that can
cause errors at the output.
The CDK1302 has true differential analog and digital
data paths from the preamplifiers to the output buffers
(Current Mode Logic) for reducing potential missing
codes while rejecting common mode noise.
Signature errors are also reduced by careful layout of the
analog circuitry. The output drive capability of the device
can provide full ECL swings into 50Ω loads.
Figure 1. Typical Interface Circuit Diagram



Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com