PIC16F688-ISLASHML datasheet(69/204 Pages) MICROCHIP

69 / 204 page

DS41203E-page 67

PIC16F688

TABLE 8-1:

ADC CLOCK PERIOD (TAD) VS. DEVICE OPERATING FREQUENCIES (VDD > 3.0V)

FIGURE 8-2:

ANALOG-TO-DIGITAL CONVERSION TAD CYCLES

ADC Clock Period (TAD)

Device Frequency (FOSC)

ADC Clock Source

ADCS<2:0>

20 MHz

8 MHz

4 MHz

1 MHz

FOSC/2

000

100 ns(2)

250 ns(2)

500 ns(2)

2.0

μs

FOSC/4

100

200 ns(2)

500 ns(2)

1.0

μs(2)

4.0

μs

FOSC/8

001

400 ns(2)

1.0

μs(2)

2.0

μs

8.0

μs(3)

FOSC/16

101

800 ns(2)

2.0

μs4.0 μs

16.0

μs(3)

FOSC/32

010

1.6

μs4.0 μs

8.0

μs(3)

32.0

μs(3)

FOSC/64

110

3.2

μs

8.0

μs(3)

16.0

μs(3)

64.0

μs(3)

FRC

x11

2-6

μs(1,4)

2-6

μs(1,4)

2-6

μs(1,4)

2-6

μs(1,4)

Legend: Shaded cells are outside of recommended range.

Note 1:

The FRC source has a typical TAD time of 4

μs for VDD > 3.0V.

These values violate the minimum required TAD time.

For faster conversion times, the selection of another clock source is recommended.

When the device frequency is greater than 1 MHz, the FRC clock source is only recommended if the

conversion will be performed during Sleep.

TAD1 TAD2 TAD3 TAD4 TAD5 TAD6 TAD7 TAD8 TAD9

Set GO/DONE bit

Holding Capacitor is Disconnected from Analog Input (typically 100 ns)

TAD10 TAD11

TCY to TAD

Conversion Starts

ADRESH and ADRESL registers are loaded,

GO bit is cleared,

ADIF bit is set,

Holding capacitor is connected to analog input

PIC16F688-I/ML Datasheet(PDF) 69 Page - Microchip Technology

PIC16F688-I/ML Datasheet(HTML) 69 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL