PCM4104IPFBREP datasheet(19/43 Pages) TI

19 / 43 page

www.ti.com

Analog

Outputs

65,536

SCKI Periods

Outputs are On

Outputs are

Muted

RST

Analog

Outputs

1024

SCKI Periods

Required for

Initialization

1024

SCKI Periods

Required for

Initialization

Outputs are On

Outputs are

High Impedance

Outputs are

High Impedance

Outputs Transition

from High Impedance

to Muted State

Outputs Transition

from High Impedance

to Muted State

PDN12

PDN34

Outputs are On

Transitioning

to Driven State

AUDIO SERIAL PORT

LRCK

BCK

DATA0

DATA1

FSX

CLKX

DX0

DX1

System Clock

PCM4104

DSP

SCKI

PCM4104-EP

SBAS419 – JUNE 2007

Figure 8. Analog Output State for Power-Down Operations

The audio serial port provides a common interface to digital signal processors, digital interface receivers (AES3,

S/PDIF), and other digital audio devices. The port operates as a slave to the processor, receiver, or other clock

generation circuitry. Figure 9 illustrates a typical audio serial port connection to a processor or receiver. The

audio serial port is comprised of four signal pins: BCK (pin 15), LRCK (pin 16), DATA0 (pin 17), and DATA1 (pin

18).

Figure 9. Audio Serial Port Connections for Left Justified, Right Justified, and I2S Formats

Submit Documentation Feedback

PCM4104IPFBREP Datasheet(PDF) 19 Page - Texas Instruments

PCM4104IPFBREP Datasheet(HTML) 19 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

Datasheet Download

Link URL