Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

TDF8591TH Datasheet(PDF) 4 Page - NXP Semiconductors

Part # TDF8591TH
Description  2 X 100 W SE (4 OHM) or 1 X 310 W BTL (4 OHM) class-D amplifier
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

TDF8591TH Datasheet(HTML) 4 Page - NXP Semiconductors

  TDF8591TH Datasheet HTML 1Page - NXP Semiconductors TDF8591TH Datasheet HTML 2Page - NXP Semiconductors TDF8591TH Datasheet HTML 3Page - NXP Semiconductors TDF8591TH Datasheet HTML 4Page - NXP Semiconductors TDF8591TH Datasheet HTML 5Page - NXP Semiconductors TDF8591TH Datasheet HTML 6Page - NXP Semiconductors TDF8591TH Datasheet HTML 7Page - NXP Semiconductors TDF8591TH Datasheet HTML 8Page - NXP Semiconductors TDF8591TH Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 34 page
background image
TDF8591TH_1
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 — 5 March 2008
4 of 34
NXP Semiconductors
TDF8591TH
2
× 100 W SE (4 Ω) or 1 × 310 W BTL (4 Ω) class-D amplifier
The TDF8591TH contains two independent amplifier channels with a differential input
stage, high output power, high efficiency (90 %), low distortion and a low quiescent
current. The amplifier channels can be connected in the following configurations:
Mono Bridge-Tied Load (BTL) amplifier
Dual Single-Ended (SE) amplifiers
The TDF8591TH also contains circuits common to both channels such as the oscillator, all
reference sources, the mode functionality and a digital timing manager. For protection a
thermal foldback, temperature, current and voltage protection are built in.
6.2 Mode selection
The TDF8591TH can be switched in three operating modes via pin MODE:
Standby mode; the amplifiers are switched off to achieve a very low supply current
Mute mode; the amplifiers are switching idle (50 % duty cycle), but the audio signal at
the output is suppressed by disabling the VI-converter input stages
Operating mode; the amplifiers are fully operational with output signal
The input stage (see Figure 1) contributes to the DC offset measured at the amplifier
output. To avoid pop noise the DC output offset voltage should be increased gradually at a
mode transition from mute to operating, or vice versa, by limiting the dVMODE/dt on pin
MODE, resulting in a small dVO(offset)/dt for the DC output offset voltage. The required time
constant for a gradually increase of the DC output offset voltage between mute and
operating is generated via an RC network on pin MODE. An example of a switching circuit
for driving pin MODE is illustrated in Figure 3 and explained in Table 3.
Fig 3.
Example of mode selection circuit
Table 3.
Mode selection
S1
S2
Mode selection
closed
closed
Standby mode
closed
open
Standby mode
open
closed
Mute mode
open
open
Operating mode
001aad836
5.6 k
5.6 k
5.6 V
5.6 k
S1
S2
MODE
SGND
100
µF
(10 V)
VDDP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com