74LVC1G74 datasheet(5/25 Pages) PHILIPS

5 / 25 page

74LVC1G74

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 10 — 2 December 2011

5 of 25

NXP Semiconductors

74LVC1G74

Single D-type flip-flop with set and reset; positive edge trigger

6.2 Pin description

Functional description

[1]

H = HIGH voltage level;

L = LOW voltage level;

X = don’t care.

[1]

H = HIGH voltage level;

L = LOW voltage level;

 = LOW-to-HIGH CP transition;

Qn+1 = state after the next LOW-to-HIGH CP transition.

Table 3.

Pin description

Symbol

Description

SOT505-2, SOT765-1, SOT833-1, SOT1089,

SOT996-2, SOT1116 and SOT1203

SOT902-1

clock input (LOW-to-HIGH, edge-triggered)

data input

complement output

GND

ground (0 V)

true output

asynchronous reset-direct input (active LOW)

asynchronous set-direct input (active LOW)

VCC

supply voltage

Table 4.

Function table for asynchronous operation[1]

Input

Output

XXH

XXL

XXH

Table 5.

Function table for synchronous operation[1]

Input

Output

Qn+1



LLH



HHL

74LVC1G74 Datasheet(PDF) 5 Page - NXP Semiconductors

74LVC1G74 Datasheet(HTML) 5 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

Datasheet Download

Link URL