Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

STA309B Datasheet(PDF) 22 Page - STMicroelectronics

Part # STA309B
Description  Multichannel digital audio processor with FFX짰
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA309B Datasheet(HTML) 22 Page - STMicroelectronics

Back Button STA309B Datasheet HTML 18Page - STMicroelectronics STA309B Datasheet HTML 19Page - STMicroelectronics STA309B Datasheet HTML 20Page - STMicroelectronics STA309B Datasheet HTML 21Page - STMicroelectronics STA309B Datasheet HTML 22Page - STMicroelectronics STA309B Datasheet HTML 23Page - STMicroelectronics STA309B Datasheet HTML 24Page - STMicroelectronics STA309B Datasheet HTML 25Page - STMicroelectronics STA309B Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 66 page
background image
Registers
STA309B
22/66
Doc ID 022570 Rev 2
7.2
Register description
7.2.1
Configuration register A (0x00)
The STA309B supports sampling rates of 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz,
176.4 kHz, 192 kHz, and 2.8224 MHz DSD. Therefore the internal clocks are:
●
65.536 MHz for 32 kHz
●
90.3168 MHz for 44.1 kHz, 88.2 kHz, 176.4 kHz, and DSD
●
98.304 MHz for 48 kHz, 96 kHz, and 192 kHz
The external clock frequency provided to the XTI pin must be a multiple of the input
sampling frequency (fs). The relationship between the input clock and the input sampling
rate is determined by both the MCSn and the IRn (input rate) register bits. The MCSn bits
determine the PLL factor generating the internal clock and the IRn bits determine the
oversampling ratio used internally.
Interpolation ratio select
The STA309B has variable interpolation (oversampling) settings such that internal
processing and FFX output rates remain consistent. The first processing block interpolates
by either 4 times, 2 times, or 1 time (pass-through).
The oversampling ratio of this interpolation is determined by the IR bits.
D7
D6
D5
D4
D3
D2
D1
D0
COS1
COS0
DSPB
IR1
IR0
MCS2
MCS1
MCS0
10
00
00
1
1
Bit
RW
RST
Name
Description
0RW
1
MCS0
Master clock select: selects the ratio between the
input I2S sampling frequency and the input clock
1RW
1
MCS1
2RW
0
MCS2
Input sampling rate
fs (kHz)
IR
MCS[2:0]
1XX
011
010
001
000
32, 44.1, 48
00
128 * fs
256 * fs
384 * fs
512 * fs
768 * fs
88.2, 96
01
64 * fs
128 * fs
192 * fs
256 * fs
384 * fs
176.4, 192
10
64 * fs
128 * fs
192 * fs
256 * fs
384 * fs
DSD
11
2 * fs
4 * fs
6 * fs
8 * fs
10 * fs
Bit
RW
RST
Name
Description
3
RW
0
IR0
Interpolation ratio select: selects internal
interpolation ratio based on input I2S sampling
frequency
4RW
0
IR1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com