SPEAR300 datasheet(60/83 Pages) STMICROELECTRONICS

Part #	SPEAR300

Description	Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface

PDF	83 Pages

Scroll/Zoom	100%

Manufacturer	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

60 / 83 page

Timing requirements

SPEAr300

60/83

Doc ID 16324 Rev 2

MHz), setting BCD bit to '1', and the second one with the clock passing through a clock

divider (83 MHz), setting BCD bit to '0'.

6.2.1

CLCD timing characteristics direct clock

Figure 13.

CLCD waveform with CLCP direct

Figure 14.

CLCD block diagram with CLCP direct

Note:

tSTABLE = tCLOCK direct max - (tmax + tmin)

2For tmax the maximum value is taken from the worst case and best case, while for tmin the

minimum value is taken from the worst case and best case.

CLCP should be delayed by {tmax + [tCLOCK direct max - (tmax + tmin)]/2} = 4.7915 ns

Table 29.

CLCD timings with CLCP direct

Parameter

Value

Frequency

tCLOCK direct max (tCLOCK )

6 ns

166 MHz

tCLOCK direct max rise (tr)

0.81 ns

tCLOCK direct max (tf)

0.87 ns

tmin

-0.04 ns

tmax

3.62 ns

tSTABLE

2.34 ns

Tmin

Tmax

CLCP

CLD[23:0],CLAC,CLLE,CLLP,

CLFP,CLPOWER

Tclock

Tstabl e

SET

CLR

CLCP

CLD[23:0],CLAC,CLLE,

CLLP,CLFP,CLPOWER

CLCDCLK

SPEAR300 Datasheet(PDF) 60 Page - STMicroelectronics

SPEAR300 Datasheet(HTML) 60 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Datasheet Download

Link URL