SPEAR300 datasheet(77/83 Pages) STMICROELECTRONICS

Part #	SPEAR300

Description	Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface

PDF	83 Pages

Scroll/Zoom	100%

Manufacturer	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

77 / 83 page

SPEAr300

Timing requirements

Doc ID 16324 Rev 2

77/83

Figure 43.

SPI master mode external timing (clock phase = 0)

6.7.2

SPI master mode timings (clock phase = 1)

Table 47.

Timing requirements for SPI master mode (clock phase = 1)

No.

Parameters

Min

Max

Unit

tsu(DIV-

CLKL)

Setup time, MISO (input)

valid before SSP_CLK

(output) falling edge

Clock

polarity = 0

-0.411

-0.342

tsu(DIV-

CLKH)

Setup time, MISO (input)

valid before SSP_CLK

(output) rising edge

Clock

polarity = 1

-0.411

-0.342

th(CLKL-

DIV)

Hold time, MISO (input)

valid after SSP_CLK

(output) falling edge

Clock

polarity = 0

0.912

1.720

th(CLKH-

DIV)

Hold time, MISO (input)

valid after SSP_CLK

(output) rising edge

Clock

polarity = 1

0.912

1.720

Table 48.

Switching characteristics over recommended operating conditions for

SPI master mode (clock phase = 1 )

No.

Parameters

Min

Max

Unit

td(CLKH-

DOV)

Delay time, SSP_CLK

(output) rising edge to

MOSI (output) transition

Clock

Polarity = 0

-3.138

2.175

td(CLKL-

DOV)

Delay time, SSP_CLK

(output) falling edge to

MOSI (output) transition

Clock

Polarity = 1

-3.138

2.175

SPEAR300 Datasheet(PDF) 77 Page - STMicroelectronics

SPEAR300 Datasheet(HTML) 77 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Datasheet Download

Link URL