| Electronic Components Datasheet Search |
|
STM32F030C8 Datasheet(PDF) 61 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F030C8 Datasheet(HTML) 61 Page - STMicroelectronics |
|
61 / 88 page ![]() DocID024849 Rev 1 61/88 STM32F030x4 STM32F030x6 STM32F030x8 Electrical characteristics 73 Input/output AC characteristics The definition and values of input/output AC characteristics are given in Figure 18 and Table 46, respectively. Unless otherwise specified, the parameters given are derived from tests performed under ambient temperature and VDD supply voltage conditions summarized in Table 18: General operating conditions. Table 46. I/O AC characteristics(1) OSPEEDRy [1:0] value(1) Symbol Parameter Conditions Min Max Unit x0 fmax(IO)out Maximum frequency (2) CL = 50 pF, VDD = 2.4 V to 3.6 V - 2 MHz tf(IO)out Output high to low level fall time CL = 50 pF, VDD = 2.4 V to 3.6 V -125(3) ns tr(IO)out Output low to high level rise time -125(3) 01 fmax(IO)out Maximum frequency (2) CL = 50 pF, VDD = 2.4 V to 3.6 V - 10 MHz tf(IO)out Output high to low level fall time CL = 50 pF, VDD = 2.4 V to 3.6 V -25(3) ns tr(IO)out Output low to high level rise time -25(3) 11 fmax(IO)out Maximum frequency (2) CL = 30 pF, VDD = 2.7 V to 3.6 V - 50 MHz CL = 50 pF, VDD = 2.7 V to 3.6 V - 30 CL = 50 pF, VDD = 2.4 V to 2.7 V - 20 tf(IO)out Output high to low level fall time CL = 30 pF, VDD = 2.7 V to 3.6 V - 5(3) ns CL = 50 pF, VDD = 2.7 V to 3.6 V - 8(3) tr(IO)out Output low to high level rise time CL = 30 pF, VDD = 2.7 V to 3.6 V - 5(3) CL = 50 pF, VDD = 2.7 V to 3.6 V - 8(3) FM+ configuration (4) fmax(IO)out Maximum frequency (2) CL = 50 pF, VDD = 2.4 V to 3.6 V - 2(3) MHz tf(IO)out Output high to low level fall time CL = 50 pF, VDD = 2.4 V to 3.6 V - 12(3) ns tr(IO)out Output low to high level rise time CL = 50 pF, VDD = 2.4 V to 3.6 V - 34(3) tEXTIpw Pulse width of external signals detected by the EXTI controller 10 - ns 1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the RM0091 reference manual for a description of GPIO Port configuration register. 2. The maximum frequency is defined in Figure 18. 3. Guaranteed by design, not tested in production. 4. When FM+ configuration is set, the I/O speed control is bypassed. Refer to the STM32F0xx reference manual RM0091 for a detailed description of FM+ I/O configuration. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |