| Electronic Components Datasheet Search |
|
S3F82NB Datasheet(PDF) 5 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
S3F82NB Datasheet(HTML) 5 Page - Zilog, Inc. |
|
5 / 361 page ![]() PS031601-0813 P R E L I M I N A R Y S3F82NB Product Specification FEATURES CPU • SAM88 RC CPU core Memory • Program Memory (ROM) - 64K u 8 bits program memory - Internal flash memory (program memory) Sector size: 128 bytes 10 years data retention Fast programming time: User program and sector erase available Endurance: 10,000 erase/program cycles External serial programming support Expandable OBP TM (on board program) sector • Data Memory (RAM) - Including LCD display data memory - 4,112 u 8 bits data memory Instruction Set • 78 instructions • Idle and stop instructions added for power-down modes 83 I/O Pins • I/O: 19 pins (Sharing with other signal pins) • I/O: 64 pins (Sharing with LCD signal outputs) Interrupts • 8 interrupt levels and 19 interrupt sources • Fast interrupt processing feature 8-Bit Basic Timer • Watchdog timer function • 4 kinds of clock source 8-Bit Timer/Counter 0 • Programmable 8-bit internal timer • External event counter function • PWM and capture function Timer/Counter 1 • Programmable 16-bit internal timer • Two 8-bit timer/counters A/B mode • PWM and capture function • External event counter function Watch Timer • Interval time: 3.91mS, 0.125S, 0.25S, and 0.5S at 32.768 kHz • 0.5/1/2/4 kHz Selectable buzzer output LCD Controller/Driver • 80 segments and 16 common terminals • 1/8 and 1/16 duty selectable • Internal resistor bias selectable • 16 level LCD contrast control by software Analog to Digital Converter • 8-channel analog input • 10-bit conversion resolution • 25uS conversion time 8-bit Serial I/O Interface • 8-bit transmit/receive mode • 8-bit receive mode • LSB-first or MSB-first transmission selectable • Internal or External clock source Comparator • 3-Channel mode: Internal reference (4-bit resolution); 16-step variable reference voltage • 2-Channel mode: External reference Low Voltage Reset (LVR) • Criteria voltage: 2.0V • En/Disable by smart option (ROM address: 3FH) Two Power-Down Modes • Idle: only CPU clock stops • Stop: selected system clock and CPU clock stop Oscillation Sources • Crystal, ceramic, or RC for main clock • Main clock frequency: 0.4 MHz 12.0 MHz • 32.768 kHz crystal oscillation circuit for sub clock Instruction Execution Times • 333nS at 12.0 MHz fx (minimum) • 122.1uS at 32.768 kHz fxt (minimum) 2 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |