Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

AM79C970A Datasheet(PDF) 45 Page - Advanced Micro Devices

Part # AM79C970A
Description  PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
PDF  219 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C970A Datasheet(HTML) 45 Page - Advanced Micro Devices

Back Button AM79C970A Datasheet HTML 41Page - Advanced Micro Devices AM79C970A Datasheet HTML 42Page - Advanced Micro Devices AM79C970A Datasheet HTML 43Page - Advanced Micro Devices AM79C970A Datasheet HTML 44Page - Advanced Micro Devices AM79C970A Datasheet HTML 45Page - Advanced Micro Devices AM79C970A Datasheet HTML 46Page - Advanced Micro Devices AM79C970A Datasheet HTML 47Page - Advanced Micro Devices AM79C970A Datasheet HTML 48Page - Advanced Micro Devices AM79C970A Datasheet HTML 49Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 219 page
background image
P R E L I M I N A R Y
AMD
45
Am79C970A
The following figure shows a typical burst read access.
The PCnet-PCI II controller arbitrates for the bus, is
granted access, and reads three 32-bit words (DWord)
from the system memory and then releases the bus. In
the example, the memory system extends the data
phase of the each access by one wait state. The exam-
ple assumes that EXTREQ (BCR18, bit 8) is cleared to
ZERO, therefore,
REQ is deasserted in the same cycle
as
FRAME is asserted.
19436A-17
FRAME
CLK
AD
IRDY
TRDY
C/
BE
DEVSEL
REQ
GNT
PAR
DEVSEL is sampled
ADDR
0000
0110
PAR
1
2345678
10
9
11
DATA
DATA
DATA
PAR
PAR
PAR
Figure 14. Burst Read Transfer (EXTREQ = 0, MEMCMD = 0)
Basic Non-Burst Write Transfer
By default, the PCnet-PCI II controller uses non-burst
cycles
in
all
bus
master
write
operations.
All
PCnet-PCI II controller non-burst write accesses are of
the PCI command type Memory Write (type 7). The
byte enable signals indicate the byte lanes that have
valid data.
The PCnet-PCI II controller typically performs more
than one non-burst write transactions within a single bus
mastership period.
FRAME is dropped between
consecutive non-burst write cycles.
REQ however stays
asserted until
FRAME is asserted for the last transac-
tion. The PCnet-PCI II controller supports zero wait
state write cycles except with the case of descriptor
write transfers. (See the section “Descriptor DMA
Transfers” for the only exception.) It asserts
IRDY im-
mediately after the address phase and at the same time
starts sampling
DEVSEL.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com