Page 4 of 56

TM121

Rev:P1.3

Date: October 24, 2011

© Copyright the Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice

STC5455

Synchronous Clock for SETS

Data sheet

Preliminary

Table of Figures

Figure 1: Functional Block Diagram................................................................................................................... 1

Figure 2: Activity Monitor ................................................................................................................................. 20

Figure 3: Reference Qualification Scheme ...................................................................................................... 21

Figure 4: Automatic Reference Elector States................................................................................................. 22

Figure 5: Output Clocks CLK1 ........................................................................................................................ 23

Figure 6: Output Clocks CLK2 ......................................................................................................................... 23

Figure 7: Output Clocks CLK8K and CLK2K ................................................................................................... 23

Figure 8: SPI Bus, Read access (Pin CLKE = Low) ........................................................................................ 26

Figure 9: SPI Bus Timing, Read access (Pin CLKE = High) ........................................................................... 26

Figure 10: SPI Bus Timing, Write access ........................................................................................................ 27

Figure 11: Noise Transfer Functions .............................................................................................................. 49

Figure 12: Power and Ground ........................................................................................................................ 52