Table of Contents

www.onsemi.com

AX8052F131

3

Debugging ................................................................................................................27

5.2. Timer, Output Compare and Input Capture ...................................................................28

5.3. UART .......................................................................................................................28

5.4. SPI Master/Slave Controller ........................................................................................28

5.5. ADC, Analog Comparators and Temperature Sensor.......................................................29

5.6. DMA Controller ..........................................................................................................30

5.7. AES Engine ...............................................................................................................30

5.8. Crystal Oscillator (RF reference oscillator).....................................................................30

5.9. SYSCLK Output..........................................................................................................31

5.10.

Power-on-reset (POR) and RESET_N Input ...............................................................31

5.11.

Ports ...................................................................................................................32

6. Transmitter ............................................................................................................ 33

6.1. RF Frequency Generation Subsystem ...........................................................................33

VCO .........................................................................................................................33

VCO Auto-Ranging .....................................................................................................33

Loop Filter and Charge Pump.......................................................................................34

Registers...................................................................................................................34

6.2. RF Input and Output Stage (ANTP/ANTN) .....................................................................35

6.3. Encoder....................................................................................................................35

6.4. Framing and FIFO ......................................................................................................36

HDLC Mode ...............................................................................................................37

RAW Mode ................................................................................................................37

802.15.4 (ZigBee) DSSS.............................................................................................37

6.5. Modulator .................................................................................................................38

6.6. PWRMODE Register....................................................................................................39

7. Application Information ......................................................................................... 40

Connecting to Debug Adapter ......................................................................................40

7.1. Antenna Interface Circuitry .........................................................................................41

Single-Ended Antenna Interface...................................................................................41

8. QFN40 Package Information .................................................................................. 42