LIS2DS12 datasheet(45/68 Pages) STMICROELECTRONICS

45 / 68 page

DocID027753 Rev 4

45/68

LIS2DS12

8.11

CTRL3 (22h)

Control register 3 (r/w)

Table 44. Control register 3

Table 45. Control register 3 description

8.12

CTRL4 (23h)

Control register 4 (r/w): interrupt 1 configuration

Table 47. Control register 4

ST2

ST1

TAP_X_EN TAP_Y_EN TAP_Z_EN

LIR

H_LACTIVE

PP_OD

ST [2:1]

Self-test enable. Default value: 00

(00: Self-test disabled; Other: see Table 46)

TAP_X_EN

Tap recognition on X direction enable. Default value: 0

(0: disabled; 1: enabled)

TAP_Y_EN

Tap recognition on Y direction enable. Default value: 0

(0: disabled; 1: enabled)

TAP_Z_EN

Tap recognition on Z direction enable. Default value: 0

(0: disabled; 1: enabled)

LIR

Latched Interrupt. Switches between latched ('1'-logic) and pulsed ('0'-logic) mode for

function source signals and interrupts routed to pins (wakeup, tap, double-tap, tilt,

pedometer, significant motion). Default value: 0

(0: interrupt request not latched; 1: interrupt request latched)

H_LACTIVE

Interrupt active high, low. Default value: 0

(0: active high; 1: active low)

PP_OD

Push-pull/open-drain selection on interrupt pad. Default value: 0

(0: push-pull; 1: open-drain)

Table 46. Self-test mode selection

ST2

ST1

Self-test mode

Normal mode

Positive sign self-test

Negative sign self-test

Not allowed

INT1_MASTER

_DRDY

INT1_

S_TAP

INT1_WU INT1_FF INT1_TAP INT1_6D INT1_FTH INT1_DRDY

LIS2DS12 Datasheet(PDF) 45 Page - STMicroelectronics

LIS2DS12 Datasheet(HTML) 45 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL