Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

BQ76PL536APAPR Datasheet(PDF) 46 Page - Texas Instruments

Click here to check the latest version.
Part # BQ76PL536APAPR
Description  Cell Lithium-Ion Battery Monitor and Secondary Protection IC
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

BQ76PL536APAPR Datasheet(HTML) 46 Page - Texas Instruments

Back Button BQ76PL536APAPR Datasheet HTML 42Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 43Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 44Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 45Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 46Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 47Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 48Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 49Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 50Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 74 page
background image
bq76PL536A
SLUSAD3B – JUNE 2011 – REVISED JANUARY 2016
www.ti.com
7.6.15 IO_CONTROL Register (0x31)
The IO_CONTROL register controls some features of the bq76PL536A external I/O pins.
Figure 38. IO_CONTROL Register
7
6
5
4
3
2
1
0
AUX
GPIO_OUT
GPIO_IN
Reserved
SLEEP
TS2
TS1
Table 14. IO_CONTROL Register Field Descriptions
Bit
Field
Type
Reset
Description
7
AUX
Controls the state of the AUX output pin, which is internally
connected to REG50.
0 = Open
1 = Connected to REG50
6
GPIO_OUT
Controls the state of the open-drain GPIO output pin; the pin
should be programmed to 1 to use the GPIO pin as an input.
0 = Output low
1 = Open-drain
5
GPIO_IN
Represents the input state of GPIO pin when used as an input
0 = GPIO input is low
1 = GPIO input is high
4-3
Reserved
2
SLEEP
Places the device in a low-quiescent-current state. All CUV,
COV, and OT comparators are disabled. A 1-ms delay to
stabilize the reference voltage is required to exit SLEEP mode
and return to active COV, CUV monitoring.
0 = ACTIVE mode
1 = SLEEP mode
1-0
TSx
Controls the connection of the TS1:TS2 inputs to the ADC VSS
connection point. When set, the TSx(–) input is connected to
VSS. These bits should be set to 0 to reduce the current draw of
the system.
0 = Not connected
1 = Connected
7.6.16 CB_CTRL Register (0x32)
The CB_CTRL register determines the internal cell balance output state.
Figure 39. CB_CTRL Register
7
6
5
4
3
2
1
0
Reserved
CBAL[6]
CBAL[5]
CBAL[4]
CBAL[3]
CBAL[2]
CBAL[1]
Table 15. CB_CTRL Register Field Descriptions
Bit
Field
Type
Reset
Description
7-6
Reserved
5-0
CBAL[n]
CB_CTRL b(n = 5 to 0) (CBAL(n + 1)): This bit determines if the
CB(n) output is high or low.
0 = CB[n] output is low (default).
1 = CB[n] output is high (active).
46
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: bq76PL536A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com