Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

ML7066 Datasheet(PDF) 22 Page - LAPIS Semiconductor Co., Ltd.

Part # ML7066
Description  400MHz Transceiver IC for Specified Low-Power Station
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LAPIS [LAPIS Semiconductor Co., Ltd.]
Direct Link  http://www.lapis-semi.com/
Logo LAPIS - LAPIS Semiconductor Co., Ltd.

ML7066 Datasheet(HTML) 22 Page - LAPIS Semiconductor Co., Ltd.

Back Button ML7066 Datasheet HTML 18Page - LAPIS Semiconductor Co., Ltd. ML7066 Datasheet HTML 19Page - LAPIS Semiconductor Co., Ltd. ML7066 Datasheet HTML 20Page - LAPIS Semiconductor Co., Ltd. ML7066 Datasheet HTML 21Page - LAPIS Semiconductor Co., Ltd. ML7066 Datasheet HTML 22Page - LAPIS Semiconductor Co., Ltd. ML7066 Datasheet HTML 23Page - LAPIS Semiconductor Co., Ltd. ML7066 Datasheet HTML 24Page - LAPIS Semiconductor Co., Ltd. ML7066 Datasheet HTML 25Page - LAPIS Semiconductor Co., Ltd. ML7066 Datasheet HTML 26Page - LAPIS Semiconductor Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 29 page
background image
FEDL7066-01
ML7066
22/29
Transmit/Receive Data Interface Characteristics
(Operation power supply voltage: 2.1V - 3.6V, Ta=-25 - +65°C)
Item
Symbol
Condition
Min.
Typ.
Max.
Unit
DIO input setup time
TDISU
At transmission
20
—
—
ns
DIO input hold time
TDIH
At transmission
20
—
—
ns
DCLK output delay time
TDCKOD
At reception
—
—
40
ns
DIO output hold time
TDOH
At reception
Load
capacitance
CL= 50pF
15
—
—
ns
(Notes)
All the timings are measured at the 20% and 80% levels of VDDIO.
The DCLK clock frequency FDCLK is 600Hz / 1200Hz / 2400Hz / 4800Hz.
Reset Characteristics
(Operation power supply voltage: 2.1V - 3.6V, Ta=—25 - +65°C)
Item
Symbol
Condition
Min.
Typ.
Max.
Unit
RESETN delay time (at power on)
TRDL
After all power supply pins
are powered on
1
—
—
ms
SRESETN pulse time
TRPLS
RESETN=1
200
—
—
ns
SRESETN delay time (when operating)
TRDOP
1
—
—
ms
RESETN-SRESETN setup time
(when operating)
TRSU
10
—
—
ns
(Notes)
All the timings are measured at the 20% and 80% levels of VDDIO.
VDD
VDD voltage
level
GND level
RESETN
SRESETN
TRDO
TRDL
TRPL
TRSU
DCL
DIO
(At
reception)
DIO
(At
transmission)
VALID
VALID
VALID
VALID
VALID
TDCKOD
TDOH
FDCLK
TDIS
TDI
VALID
TDCKOD
FDCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com