DS1852

17 of 25

Table 03h (Upper)

Address

Byte 0

Byte 1

Byte 2

Byte 3

Byte 4

Byte 5

Byte 6

Byte 7

bits<7-0>

bits<7-0>

bits<7-0>

bits<7-0>

bits<7-0>

bits<7-0>

bits<7-0>

bits<7-0>

HI ALARM

LO ALARM

HI WARN

LO WARN

80h

T alarm MSB T alarm LSB T alarm MSB T alarm LSB T warn MSB

T warn LSB

T warn MSB T warn LSB

88h

V alarm MSB V alarm LSB V alarm MSB V alarm LSB V warn MSB

V warn LSB V warn MSB V warn LSB

90h

B alarm MSB B alarm LSB B alarm MSB B alarm LSB B warn MSB

B warn LSB B warn MSB B warn LSB

98h

P alarm MSB P alarm LSB P alarm MSB P alarm LSB P warn MSB

P warn LSB

P warn MSB P warn LSB

A0h

R alarm MSB R alarm LSB R alarm MSB R alarm LSB R warn MSB

R warn LSB R warn MSB R warn LSB

A8h

reserved

reserved

reserved

reserved

reserved

reserved

reserved

reserved

B0h

reserved

reserved

reserved

reserved

reserved

reserved

reserved

reserved

B8h

reserved

reserved

reserved

reserved

reserved

reserved

reserved

reserved

C0h

reserved

reserved

reserved

reserved

reserved

reserved

reserved

reserved

C8h

V-ad scale MSB

V-ad scale LSB

B-ad scale MSB B-ad scale LSB

P-ad scale MSB

P-ad scale LSB

R-ad scale MSB R-ad scale LSB

D0h

chip address

reserved

reserved

PW1 Byte 3

PW1 Byte 2

PW1 Byte 1

PW1 Byte 0

reserved

D8h

B Fast trip0

B Fast trip1

B Fast trip2

B Fast trip3

B Fast trip4

B Fast trip5

B Fast trip6

B Fast trip7

E0h

P Fast trip0

P Fast trip1

P Fast trip2

P Fast trip3

R Fast trip0

R Fast trip1

R Fast trip2

R Fast trip3

E8h

config/o-ride

reserved

reserved

reserved

reserved

reserved

reserved

reserved

F0h

reserved

reserved

reserved

reserved

reserved

reserved

reserved

reserved

F8h

reserved

reserved

reserved

reserved

reserved

reserved

reserved

reserved

Address E8h is RAM.

Read Access – Level 2, Write Access – Level 2

Fast-Trip Temperature Relationships

Fast Trip

Byte 0

Byte 1

Byte 2

Byte 3

Byte 4

Byte 5

Byte 6

Byte 7

bits<7-0>

bits<7-0>

bits<7-0>

bits<7-0>

bits<7-0>

bits<7-0>

bits<7-0>

bits<7-0>

* B-in

< –8

[-8 to 8)

[8 to 24)

[24 to 40)

[40 to 56)

[56 to 72)

[72 to 88)

³ 88

* P-in

< 8

[8 to 40)

[40 to 72)

³ 72

* R-in

< 8

[8 to 40)

[40 to 72)

³ 72

* There is one degree of hysteresis at transitions only (e.g., for B-in, if temp increases to +8.0

°C then byte 2 is active. It will

remain active until temp reaches +24.0

°C or falls below +7.0°C.).

Table 03h (Expanded)

Byte Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Chip address

X

X-ad scale

MSB*

X-ad scale

LSB*

config/O-ride

reserved

reserved

manual AD

alarm

EE Bar

SW-POR

A/D Enable

Manual fast

alarm

reserved

* V-, B-, P- or R- as appropriate