CS7410 datasheet(32/39 Pages) CIRRUS

32 / 39 page

CS7410

DS553PP1

4.5

ROM/NVRAM Interface

The ROM/NVRAM Interface pins are described in Table 12. This interface connects to the non-volatile

memory that contains the firmware. The memory could be ROM, NVRAM (FLASH), EEPROM, or any com-

bination of these memory types. This interface can also connect to SRAM that would emulate a ROM on a

development system. The bus width is always 8 bits. Most of these pins are shared with the DRAM interface,

which operates simultaneously with the ROM/NVRAM interface. A number of pins are defined to accept con-

figuration input at power-up (see Table7), allowing different branches to be taken in the firmware. A config-

uration resistor is required on pin PCM_DO_0 to select whether the processor will boot from internal or

external ROM.

25, 26, 27, 28,

29, 30, 31, 32,

33, 34, 35, 36

DRAM

Address[11..0]

Memory Address Bus.

DR_RAS_L

Memory Row Address Strobe

DR_CAS_L

Memory Column Address Strobe

M_WE_L

Memory Write Enable

M_AP_OE

Memory Output Enable

Signal Name

Type

Description

Table 11. EDO DRAM Interface (Continued)

Signal Name

Type

Description

11, 13, 15, 20,

21, 22, 23, 24

NVMem Data[7..0]

Memory Data Bus (shared with bits [7:0] of DRAM data

bus).

25, 26, 27, 28,

29, 30, 31, 32,

33, 34, 35, 36

NVM_Addr[11..0]

Memory Address Bus[11..0] (shared with DRAM address

bus)

3, 4, 5, 6, 7, 8, 9,

NVM_Addr[19..12]

Memory Address Bus[19..12] (shared with bits [15..8] of

DRAM data bus).

NVM_Addr[20]

Memory Address Bus[20] (DRAM BS_L pin).

NVM_WE_L

NVRAM Write Enable (shared with DRAM WE_L pin)

NVM_OE_L

NVRAM Write Enable (shared with DRAM WE_L pin)

NVM_CE_L

ROM/NVRAM Chip Enable.

Table 12. ROM/NVRAM Interface

CS7410 Datasheet(PDF) 32 Page - Cirrus Logic

CS7410 Datasheet(HTML) 32 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

Datasheet Download

Link URL