Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

TNETV6446AINZWT Datasheet(PDF) 167 Page - Texas Instruments

Click here to check the latest version.
Part # TNETV6446AINZWT
Description  Digital Media System-on-Chip
PDF  227 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TNETV6446AINZWT Datasheet(HTML) 167 Page - Texas Instruments

Back Button TNETV6446AINZWT Datasheet HTML 163Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 164Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 165Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 166Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 167Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 168Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 169Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 170Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 171Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 167 / 227 page
background image
PCLK
(Positive Edge Clocking)
PCLK
(Negative Edge Clocking)
7, 9
HD/VD
CCD[15:0]
8, 10
11, 13
12, 14
5
6
C_WE/C_FIELD
PCLK
(Positive Edge Clocking)
15
16
23
24
CCD[15:0]
C_WE
PCLK
(Negative Edge Clocking)
TMS320DM6446
www.ti.com
SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010
Figure 6-47. VPFE (CCD) Slave Mode Input Data Timing
Table 6-55. Timing Requirements for VPFE (CCD) Master Mode(1) (see Figure 6-48)
A-513,
-594,
NO.
UNIT
-810
MIN
MAX
15
tsu(CCDV-PCLK)
Setup time, CCD valid before PCLK edge
3
ns
16
th(PCLK-CCDV)
Hold time, CCD valid after PCLK edge
2
ns
23
tsu(CWEV-PCLK)
Setup time, C_WE valid before PCLK edge
3
ns
24
th(PCLK-CWEV)
Hold time, C_WE valid after PCLK edge
2
ns
(1)
The VPFE may be configured to operate in either positive or negative edge clocking mode. When in positive edge clocking mode the
rising edge of PCLK is referenced. When in negative edge clocking mode the falling edge of PCLK is referenced.
Figure 6-48. VPFE (CCD) Master Mode Input Data Timing
Copyright © 2005–2010, Texas Instruments Incorporated
Peripheral and Electrical Specifications
167
Submit Documentation Feedback
Product Folder Link(s): TMS320DM6446



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com