| Electronic Components Datasheet Search |
|
TNETV6446AINZWT Datasheet(PDF) 168 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV6446AINZWT Datasheet(HTML) 168 Page - Texas Instruments |
|
168 / 227 page ![]() PCLK (Negative Edge Clocking) 18 20 22 HD VD C_FIELD PCLK (Positive Edge Clocking) TMS320DM6446 SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010 www.ti.com Table 6-56. Switching Characteristics Over Recommended Operating Conditions for VPFE (CCD) Master Mode(1) (see Figure 6-49) A-513, -594, NO. PARAMETER UNIT -810 MIN MAX 18 td(PCLK-HDV) Delay time, PCLK edge to HD valid 0.5 8 ns 20 td(PCLK-VDV) Delay time, PCLK edge to VD valid 0.5 8 ns 22 td(PCLK-C_FIELDV) Delay time, PCLK edge to C_FIELD valid 0.5 8.3 ns (1) The VPFE may be configured to operate in either positive or negative edge clocking mode. When in positive edge clocking mode the rising edge of PCLK is referenced. When in negative edge clocking mode the falling edge of PCLK is referenced. Figure 6-49. VPFE (CCD) Master Mode Control Output Data Timing 6.13.2 Video Processing Back-End (VPBE) The Video Processing Back-End (VPBE) consists of the On-Screen Display (OSD) module, the Video Encoder (VENC) including the Digital LCD (DLCD) and Analog (i.e., DAC) interfaces. The video encoder generates analog video output. The DLCD controller generates digital RGB/YCbCr data output and timing signals. The VPBE register memory mapping is shown in Table 6-57. Table 6-57. VPBE Register Descriptions Address Register Description 0x01C7 2780 PID Peripheral Revision and Class Information Register 0x01C7 2784 PCR Peripheral Control Register 6.13.2.1 On-Screen Display (OSD) The major function of the OSD module is to gather and blend video data and display/bitmap data before feeding it to the Video Encoder (VENC) in YCbCr format. The video and display data is read from an external memory, typically DDR2. The OSD is programmed via control and parameter registers. The following are the primary features that are supported by the OSD. • Simultaneous display of two video windows and two OSD windows (VIDWIN0/VIDWIN1 and OSDWIN0/OSDWIN1). – Separate enable for each window – Programmable width, height, and base starting coordinates for each window – External memory address and offset registers for each window – Support for x2 and x4 zoom in both the horizontal and vertical direction – OSDWIN1 can be used as an attribute window for OSDWIN0 168 Peripheral and Electrical Specifications Copyright © 2005–2010, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): TMS320DM6446 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |