Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

LED171596ARSLR Datasheet(PDF) 13 Page - Texas Instruments

Part # LED171596ARSLR
Description  96-LED Matrix Driver for RGB and White LEDs
PDF  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

LED171596ARSLR Datasheet(HTML) 13 Page - Texas Instruments

Back Button LED171596ARSLR Datasheet HTML 9Page - Texas Instruments LED171596ARSLR Datasheet HTML 10Page - Texas Instruments LED171596ARSLR Datasheet HTML 11Page - Texas Instruments LED171596ARSLR Datasheet HTML 12Page - Texas Instruments LED171596ARSLR Datasheet HTML 13Page - Texas Instruments LED171596ARSLR Datasheet HTML 14Page - Texas Instruments LED171596ARSLR Datasheet HTML 15Page - Texas Instruments LED171596ARSLR Datasheet HTML 16Page - Texas Instruments LED171596ARSLR Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 153 page
background image
LED Driver 0
LED Driver 23
HS Switch 0
HS Switch 3
LED0
LED23
HS0
HS3
TSD
OSC
IOs
SRAM
LOGIC
EPROM
VLED
LED_GND
ISET
VDD
GND
VDDIO
EN
IFSEL_LATCH
SCLK_SCL
MISO_ADDR
MOSI_SDA
SS_PWM
INT
GND
GND
GND
GND
GND
GND
GND
EPAD
Copyright © 2016, Texas Instruments Incorporated
13
LED171596A
www.ti.com
SNVSAY2 – OCTOBER 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
7.2 Functional Block Diagram
7.3 Feature Description
7.3.1 Control Interface
Register control interface is selected with IFSEL pin according to Table 1.
Table 1. Serial Control Interface Selection
IFSEL PIN
SERIAL INTERFACE
VDDIO (1)
I2C-compatible
GND (0)
SPI
The SPI interface of the LED171596A device supports up to 10 MHz using a 16-bit register addressing. In I2C
mode it supports up to 1-MHz fast-mode-plus specification. The I2C and SPI interfaces are available to use after
tEN , following the rising edge of the EN pin. Following start-up and IFSEL detection (tIFSEL_HOLD max), the LATCH
pin functionality is enabled to start SRAM buffer updates. The LATCH pulse duration must be at least tLATCH ns.
Alternatively, the LATCH register bit can also be used.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com