| Electronic Components Datasheet Search |
|
AD9925BBCZ Datasheet(PDF) 1 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9925BBCZ Datasheet(HTML) 1 Page - Analog Devices |
|
1 / 96 page ![]() CCD Signal Processor with Vertical Driver and Precision Timing ™ Generator AD9925 Rev. A Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.326.8703 © 2004 Analog Devices, Inc. All rights reserved. FEATURES Integrated 10-channel V-driver Register-compatible with the AD9991 and AD9995 3-field (6-phase) vertical clock support 2 additional vertical outputs for advanced CCDs Complete on-chip timing generator Precision Timing core with <600 ps resolution Correlated double sampler (CDS) 6 dB to 42 dB 10-bit variable gain amplifier (VGA) 12-bit 36 MHz ADC Black level clamp with variable level control On-chip 3 V horizontal and RG drivers 2-phase and 4-phase H-clock modes Electronic and mechanical shutter support On-chip driver for external crystal On-chip sync generator with external sync input 8 mm × 8 mm CSPBGA package with 0.65 mm pitch APPLICATIONS Digital still cameras Digital video camcorders CCD camera modules GENERAL DESCRIPTION The AD9925 is a complete 36 MHz front end solution for digi- tal still camera and other CCD imaging applications. Based on the AD9995 product, the AD9925 includes the analog front end and a fully programmable timing generator (AFETG), combined with a 10-channel vertical driver (V-driver). A Precision Timing core allows adjustment of high speed clocks with approximately 600 ps resolution at 36 MHz operation. The on-chip V-driver supports up to 10 channels for use with 3-field (6-phase) CCDs. Two additional vertical outputs can be used with CCDs that contain advanced video readout modes. Voltage levels of up to +15 V and −8 V are supported. The analog front end includes black level clamping, CDS, VGA, and a 12-bit ADC. The timing generator and V-driver provide all the necessary CCD clocks: RG, H-clocks, vertical clocks, sensor gate pulses, substrate clock, and substrate bias control. The internal registers are programmed using a 3-wire serial interface. Packaged in an 8 mm × 8 mm CSPBGA, the AD9925 is speci- fied over an operating temperature range of −25°C to +85°C. FUNCTIONAL BLOCK DIAGRAM AD9925 CDS VGA CLAMP 12-BIT ADC DCLK MSHUT STROBE CLI DOUT VREF 6dB TO 42dB HORIZONTAL DRIVERS VERTICAL TIMING CONTROL RG H1 TO H4 XV1 TO XV8 XSG1 TO XSG6 REFT REFB PRECISION TIMING GENERATOR SYNC GENERATOR INTERNAL CLOCKS VSUB SUBCK HD VD SYNC INTERNAL REGISTERS CCDIN V-DRIVER 0dB, –2dB, –4dB CLO SDI SCK SL RSTB 12 SUBCK 8 6 V1, V2 V3A, V3B V4, V6 V5A, V5B V7, V8 10 4 Figure 1. |
Similar Part No. - AD9925BBCZ |
|
Similar Description - AD9925BBCZ |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |