AT89C5130A-RDTIM datasheet(57/184 Pages) ATMEL

57 / 184 page

AT89C5130A/31A-M

4337C–USB–02/05

Figure 25. PCA Timer/Counter

Table 50. CMOD Register

CMOD - PCA Counter Mode Register (D9h)

Reset Value = 00XX X000b

Not bit addressable

CIDL

CPS1

CPS0

ECF

16 Bit Up/Down Counter

To PCA

modules

CLK PERIPH/6

CLK PERIPH/2

T0 OVF

P1.2

Idle

CMOD

0xD9

WDTE

CCON

0xD8

CCF4 CCF3

CCF2

CCF1

CCF0

overflow

CIDL

WDTE

CPS1

CPS0

ECF

Bit

Number

Bit

Mnemonic

Description

7CIDL

Counter Idle Control

Cleared to program the PCA Counter to continue functioning during idle Mode.

Set to program PCA to be gated off during idle.

6WDTE

Watchdog Timer Enable

Cleared to disable Watchdog Timer function on PCA Module 4.

Set to enable Watchdog Timer function on PCA Module 4.

Reserved

The value read from this bit is indeterminate. Do not set this bit.

Reserved

The value read from this bit is indeterminate. Do not set this bit.

Reserved

The value read from this bit is indeterminate. Do not set this bit.

2CPS1

PCA Count Pulse Select

CPS1CPS0

Selected PCA input

Internal clock f

CLK PERIPH/6

1Internal clock f

CLK PERIPH/2

0Timer 0 Overflow

1External clock at ECI/P1.2 pin (max rate = f

CLK PERIPH/ 4)

1CPS0

0ECF

PCA Enable Counter Overflow Interrupt

Cleared to disable CF bit in CCON to inhibit an interrupt.

Set to enable CF bit in CCON to generate an interrupt.

AT89C5130A-RDTIM Datasheet(PDF) 57 Page - ATMEL Corporation

AT89C5130A-RDTIM Datasheet(HTML) 57 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL