DLP4710AFQL datasheet(33/43 Pages) TI1

33 / 43 page

DLP4710

www.ti.com

DLPS125 – NOVEMBER 2018

Product Folder Links: DLP4710

Submit Documentation Feedback

9.3 Power Supply Sequencing Requirements

(1)

Refer to Table 3 and Figure 23 for critical power-up sequence delay requirements.

(2)

To prevent excess current, the supply voltage delta |VBIAS – VOFFSET| must be less than specified in

Recommended Operating Conditions. OEMs may find that the most reliable way to ensure this is to power VOFFSET

prior to VBIAS during power-up and to remove VBIAS prior to VOFFSET during power-down. Refer to Table 3 and

Figure 23 for power-up delay requirements.

(3)

To prevent excess current, the supply voltage delta |VBIAS – VRESET| must be less than specified limit shown in

Recommended Operating Conditions.

(4)

When system power is interrupted, the DLPA3000/DLPA3005 initiates hardware power-down that disables VBIAS,

VRESET and VOFFSET after the Micromirror Park Sequence.

(5)

Drawing is not to scale and details are omitted for clarity.

Figure 22. Power Supply Sequencing Requirements (Power Up and Power Down)

DLP4710AFQL Datasheet(PDF) 33 Page - Texas Instruments