AD9929BBCZ datasheet(18/64 Pages) AD

18 / 64 page

AD9929

Rev. A | Page 18 of 64

SYSTEM OVERVIEW

Figure 7 shows the typical system block diagram for the

AD9929. The CCD output is processed by the AD9929’s AFE

circuitry, which consists of a CDS, VGA, black level clamp, and

an A/D converter. The digitized pixel information is sent to the

digital image processor chip, which performs post-processing

and compression. To operate the CCD, all CCD timing para-

meters are programmed into the AD9929 from the system

microprocessor through the 3-wire serial interface. From the

system master clock, CLI, provided by the image processor or

external crystal, the AD9929 generates all of the CCDs hori-

zontal and vertical clocks and all internal AFE clocks. External

synchronization is provided by a SYNC pulse from the

microprocessor, which resets internal counters and resyn-

chronizes the VD and HD outputs.

The H-drivers for H1 to H2, and RG are included in the

AD9929, allowing these clocks to be directly connected to the

CCD. An H-drive voltage of up to 3.6 V is supported. The

AD9929 also includes the CCD vertical driver circuits for

creating the V1 to V4, and SUBCK outputs that allow direct

connection to the CCD. The AD9929 also provides program-

mable MSHUT and STROBE outputs, which may be used to

trigger mechanical shutter and strobe (flash) circuitry.

CCDIN

CCD

AD9929

DCLK1

HD, VD

CLI

µP

DOUT [11:0]

VGATE

XV1

XV2

XV3

XV4

XVSG1

XSUBCK

TIMING

GENERATOR

VERTICAL

DRIVER

SUBCK

VSUB

XVSG2

DIGITAL

IMAGE

PROCESSING

ASIC

Figure 7. Typical System Block Diagram, Master Mode

AD9929BBCZ Datasheet(PDF) 18 Page - Analog Devices

AD9929BBCZ Datasheet(HTML) 18 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL