Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

AD9929BBCZ Datasheet(PDF) 24 Page - Analog Devices

Part # AD9929BBCZ
Description  CCD Signal Processor with Precision Timing Generator
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9929BBCZ Datasheet(HTML) 24 Page - Analog Devices

Back Button AD9929BBCZ Datasheet HTML 20Page - Analog Devices AD9929BBCZ Datasheet HTML 21Page - Analog Devices AD9929BBCZ Datasheet HTML 22Page - Analog Devices AD9929BBCZ Datasheet HTML 23Page - Analog Devices AD9929BBCZ Datasheet HTML 24Page - Analog Devices AD9929BBCZ Datasheet HTML 25Page - Analog Devices AD9929BBCZ Datasheet HTML 26Page - Analog Devices AD9929BBCZ Datasheet HTML 27Page - Analog Devices AD9929BBCZ Datasheet HTML 28Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 64 page
background image
AD9929
Rev. A | Page 24 of 64
As shown in Figure 17, the H2 output is the inverse of H1. The
internal propagation delay resulting from the signal inversion is
less than 1 ns, which is significantly less than the typical rise
time driving the CCD load. This results in a H1/H2 crossover
voltage at approximately 50% of the output swing. The
crossover voltage is not programmable.
NOTES
1. PIXEL CLOCK PERIOD IS DIVIDED INTO 48 POSITIONS, PROVIDING FINE EDGE RESOLUTION FOR HIGH SPEED CLOCKS.
2. THERE IS A FIXED DELAY FROM THE CLI INPUT TO THE INTERNAL PIXEL PERIOD POSITIONS (
tCLIDLY = 6ns TYP).
P[0]
P[48] = P[0]
P[12]
P[24]
P[36]
1 PIXEL
PERIOD
CLI
tCLIDLY
POSITION
Figure 15. High Speed Clock Resolution from CLI Master Clock Input
H1
H2
CCD
SIGNAL
RG
PROGRAMMABLE CLOCK POSITIONS
1. RG RISING EDGE (FIXED EDGE AT 000000)
2. RG FALLING EDGE (RGNEGLOC (ADDRESS 0x03))
3. SHP SAMPLE LOCATION (SHPLOC (ADDRESS 0x02))
4. SHD SAMPLE LOCATION (SHDLOC (ADDRESS 0x02))
5. H1 RISING EDGE LOCATION (H1POSLOC (ADDRESS 0x03))
6. H1 NEGATIVE EDGE LOCATION (FIXED AT (H1POSLOC + 24 STEPS))
7. H2 IS ALWAYS THE INVERSE OF H1
3
4
12
56
CDS
(INTERNAL)
Figure 16. High Speed Clock Programmable Locations
Table 15. RG, H1, SHP, SHD, DCLK, and DOUTPHASE Timing Parameters
Register Name
Bit Width
Register Type
Range
Description
RGNEGLOC1
6b
Control (Address 0x03)
0 to 47 Edge Location
Falling Edge Location for RG
H1POSLOC1
6b
Control (Address 0x03)
0 to 47 Edge Location
Positive Edge Location for H1
SHPLOC1
6b
Control (Address 0x02)
0 to 47 Edge Location
Sample Location for SHP
SHDLOC1
6b
Control (Address 0x02)
0 to 47 Edge Location
Sample Location for SHD
DOUTPHASE1
6b
Control (Address 0x02)
0 to 47 Edge Location
Phase Location of Data Output [9:0]
DCLKPHASE
6b
Control (Address 0x02)
0 to 47 Edge Location
Positive Edge of DCLK 1
1 The two MSB bits are used to select the quadrant



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com