Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

STM8S Datasheet(PDF) 259 Page - STMicroelectronics

Part # STM8S
Description  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S Datasheet(HTML) 259 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 255Page - STMicroelectronics STM8S Datasheet HTML 256Page - STMicroelectronics STM8S Datasheet HTML 257Page - STMicroelectronics STM8S Datasheet HTML 258Page - STMicroelectronics STM8S Datasheet HTML 259Page - STMicroelectronics STM8S Datasheet HTML 260Page - STMicroelectronics STM8S Datasheet HTML 261Page - STMicroelectronics STM8S Datasheet HTML 262Page - STMicroelectronics STM8S Datasheet HTML 263Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 259 / 467 page
background image
DocID14587 Rev 14
259/467
RM0016
8-bit basic timer (TIM4, TIM6)
261
19.6.6
Event generation register (TIMx_EGR)
Address offset: 0x03 or 0x05 (TIM4), 0x05 (TIM6); for TIM4 address see Section 19.6.10
Reset value: 0x00
19.6.7
Counter (TIMx_CNTR)
Address offset: 0x04 or 0x06 (TIM4), 0x06 (TIM6); for TIM4 address see Section 19.6.10
Reset value: 0x00
19.6.8
Prescaler register (TIMx_PSCR)
Address offset: 0x05 or 0x07 (TIM4), 0x07 (TIM6); for TIM4 address see Section 19.6.10
Reset value: 0x00
7
654
3210
Reserved
TG
Reserved
UG
w
w
Bit 7 Reserved, must be kept cleared
Bit 6 TG: Trigger generation
This bit is set by software to generate an event. It is automatically cleared by hardware.
0: No action
1: The TIF flag is set in TIM6_SR register. An interrupt is generated if enabled by the TIE bit
Note: In TIM4 this bit is reserved.
Bits 5:1 Reserved, must be kept cleared
Bit 0 UG: Update generation
This bit can be set by software, it is automatically cleared by hardware.
0: No action
1: Re-initializes the counter and generates an update of the registers. Note that the prescaler
counter is also cleared.
7
654
3210
CNT[7:0]
rw
rw
rw
rw
rw
rw
rw
rw
Bits 7:0
CNT[7:0]: Counter value
7
654
3210
Reserved
PSC[2:0]
rw
rw
rw



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com