STM8S datasheet(364/467 Pages) STMICROELECTRONICS

364 / 467 page

Universal asynchronous receiver transmitter (UART)

RM0016

364/467

DocID14587 Rev 14

Bit 3 OR: Overrun error(2)

This bit is set by hardware when the word currently being received in the shift register is ready to be

transferred into the RDR register while RXNE=1. An interrupt is generated if RIEN=1 in the

UART_CR2 register. It is cleared by a software sequence (a read to the UART_SR register followed

by a read to the UART_DR register).

0: No Overrun error

1: Overrun error is detected

LHE LIN Header Error (LIN slave mode)

During LIN Header reception, this bit signals three error types:

–

Break delimiter too short

–

Synch Field error

–

Deviation error (if LASE=1)

–

Identifier framing error

0: No LIN Header error

1: LIN Header error detected

Bit 2 NF: Noise flag (3)

This bit is set by hardware when noise is detected on a received frame. It is cleared by a software

sequence (a read to the UART_SR register followed by a read to the UART_DR register).

0: No noise is detected

1: Noise is detected

Bit 1 FE: Framing error (4)

This bit is set by hardware when a de-synchronization, excessive noise or a break character is

detected. It is cleared by a software sequence (a read to the UART_SR register followed by a read

to the UART_DR register).

0: No Framing error is detected

1: Framing error or break character is detected

Note: For the UART2 and UART3, in LIN slave mode (bits LINE and LSLV are set), when a framing

error is detected in the Synch or Identifier Fields , the FE bit is set. But the FE bit will not be set

when a Break reception is detected.

Bit 0 PE: Parity error

This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by a software

sequence (a read to the status register followed by a read to the UART_DR data register). You have

to wait for the RXNE flag to be set before clearing it. An interrupt is generated if PIEN=1 in the

UART_CR1 register.

0: No parity error

1: Parity error (or, in LIN slave mode, identifier parity error)

1. The IDLE bit will not be set again until the RXNE bit has been set itself (i.e. a new idle line occurs)

2. When this bit is set, the RDR register content will not be lost but the shift register will be overwritten.

3. This bit does not generate interrupt as it appears at the same time as the RXNE bit which itself generates an interrupt.

4. This bit does not generate interrupt as it appears at the same time as the RXNE bit which itself generates an interrupt. If the

word currently being transferred causes both frame error and overrun error, it will be transferred and only the OR bit will be

set.

STM8S Datasheet(PDF) 364 Page - STMicroelectronics

STM8S Datasheet(HTML) 364 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL