Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

STM8S Datasheet(PDF) 365 Page - STMicroelectronics

Part # STM8S
Description  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S Datasheet(HTML) 365 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 361Page - STMicroelectronics STM8S Datasheet HTML 362Page - STMicroelectronics STM8S Datasheet HTML 363Page - STMicroelectronics STM8S Datasheet HTML 364Page - STMicroelectronics STM8S Datasheet HTML 365Page - STMicroelectronics STM8S Datasheet HTML 366Page - STMicroelectronics STM8S Datasheet HTML 367Page - STMicroelectronics STM8S Datasheet HTML 368Page - STMicroelectronics STM8S Datasheet HTML 369Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 365 / 467 page
background image
DocID14587 Rev 14
365/467
RM0016
Universal asynchronous receiver transmitter (UART)
377
22.7.2
Data register (UART_DR)
Address offset: 0x01
Reset value: 0xXX
22.7.3
Baud rate register 1 (UART_BRR1)
The Baud Rate Registers are common to both the transmitter and the receiver. The baud
rate is programmed using two registers BRR1 and BRR2. Writing of BRR2 (if required)
should precede BRR1, since a write to BRR1 will update the baud counters.
See Figure 119: How to code UART_DIV in the BRR registers on page 336 and Table 54:
Baud rate programming and error calculation on page 337
Note:
1
The baud counters stop counting if the TEN or REN bits are disabled respectively.
Address offset: 0x02
Reset value: 0x00
7
654
3210
DR[7:0]
rw
rw
rw
rw
rw
rw
rw
rw
Bits 7:0 DR[7:0]: Data value
Contains the Received or Transmitted data character, depending on whether it is read from or
written to.
The Data register performs a double function (read and write) since it is composed of two registers,
one for transmission (TDR) and one for reception (RDR)
The TDR register provides the parallel interface between the internal bus and the output shift
register.
The RDR register provides the parallel interface between the input shift register and the internal bus.
7
654
3210
UART_DIV[11:4]
rw
rw
rw
rw
-
rw
rw
rw
Bits 7:0 UART_DIV[11:4] UART_DIV bits (1)
These 8 bits define the 2nd and 3rd nibbles of the 16-bit UART divider (UART_DIV).
1. BRR1 = 00h means UART clock is disabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com