Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

STM8S Datasheet(PDF) 410 Page - STMicroelectronics

Part # STM8S
Description  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S Datasheet(HTML) 410 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 406Page - STMicroelectronics STM8S Datasheet HTML 407Page - STMicroelectronics STM8S Datasheet HTML 408Page - STMicroelectronics STM8S Datasheet HTML 409Page - STMicroelectronics STM8S Datasheet HTML 410Page - STMicroelectronics STM8S Datasheet HTML 411Page - STMicroelectronics STM8S Datasheet HTML 412Page - STMicroelectronics STM8S Datasheet HTML 413Page - STMicroelectronics STM8S Datasheet HTML 414Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 410 / 467 page
background image
Controller area network (beCAN)
RM0016
410/467
DocID14587 Rev 14
23.11.10 CAN error interrupt enable register (CAN_EIER)
Address offset: See Table 71.
Reset value: 0000 0000 (00h)
23.11.11 CAN transmit error counter register (CAN_TECR)
Address offset: See Table 71.
Reset value: 0000 0000 (00h)
7
654
3210
ERRIE
Reserved
LECIE
Reserved
BOFIE
EPVIE
EWGIE
rw
r
rw
r
rw
rw
rw
Bit 7 ERRIE Error interrupt enable
0: No interrupt is generated when an error condition is pending in the CAN_ESR (ERRI bit in
CAN_MSR is set).
1: An interrupt is generated when an error condition is pending in the CAN_ESR (ERRI bit in
CAN_MSR is set).
Refer to Figure 156 for more details.
Bit 6:5 Reserved.
Bit 4 LECIE Last error code interrupt enable
0: ERRI bit is not set when the error code in LEC[2:0] is set by hardware on error detection.
1: ERRI bit is set when the error code in LEC[2:0] is set by hardware on error detection.
Bit 3 Reserved.
Bit 2 BOFIE Bus-Off interrupt enable
0: ERRI bit is not set when BOFF is set.
1: ERRI bit is set when BOFF is set.
Bit 1 EPVIE Error passive interrupt enable
0: ERRI bit is not set when EPVF is set.
1: ERRI bit is set when EPVF is set.
Bit 0 EWGIE Error warning interrupt enable
0: ERRI bit is not set when EWGF is set.
1: ERRI bit is set when EWGF is set.
7
654
3210
TEC[7:0]
r
rrr
rrrr
Bits 7:0 TEC[7:0] Transmit error counter
In case of an error during transmission, this counter is incremented by 8 depending on the error
condition as defined by the CAN standard. After every successful transmission the counter is
decremented by 1 or reset to 0 if the CAN controller exited from bus-off to error active state. When
the counter value exceeds 127, the CAN controller enters the error passive state. When the counter
value exceeds 255, the CAN controller enters the bus-off state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com