Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

STM8S Datasheet(PDF) 413 Page - STMicroelectronics

Part # STM8S
Description  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S Datasheet(HTML) 413 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 409Page - STMicroelectronics STM8S Datasheet HTML 410Page - STMicroelectronics STM8S Datasheet HTML 411Page - STMicroelectronics STM8S Datasheet HTML 412Page - STMicroelectronics STM8S Datasheet HTML 413Page - STMicroelectronics STM8S Datasheet HTML 414Page - STMicroelectronics STM8S Datasheet HTML 415Page - STMicroelectronics STM8S Datasheet HTML 416Page - STMicroelectronics STM8S Datasheet HTML 417Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 413 / 467 page
background image
DocID14587 Rev 14
413/467
RM0016
Controller area network (beCAN)
427
23.11.15 Mailbox registers
This chapter describes the registers of the transmit and receive mailboxes. Refer to
Section 23.6.4: Message storage for detailed register mapping.
Transmit and receive mailboxes have the same registers except:
–
CAN_MCSR register in a transmit mailbox is replaced by CAN_MFMIR register in
a receive mailbox.
–
A receive mailbox is always write protected.
–
A transmit mailbox is write enabled only while empty (the corresponding TME bit in
the CAN_TPR register is set).
Caution:
As the mailbox registers usually have no defined reset value, the user should not rely on the
initial setup and should always fill all the configuration bits accordingly.
CAN message control/status register (CAN_MCSR)
Address offset: See Table 66. and Table 67.
Reset value: 0x00
Note:
This register is implemented only in transmit mailboxes. In receive mailboxes, the
CAN_MFMIR register is mapped at this location.
7
654
3210
Reserved
TERR
ALST
TXOK
RQCP
ABRQ
TXRQ
rr
r
r
rc_w1
rs
rs
Bits 7:6 Reserved.
Bit 5 TERR Transmission error
This bit is updated by hardware after each transmission attempt.
0: The previous transmission was successful
1: The previous transmission failed due to an error
Bit 4 ALST Arbitration lost
This bit is updated by hardware after each transmission attempt.
0: The previous transmission was successful
1: The previous transmission failed due to an arbitration lost
Bit 3 TXOK Transmission OK
The hardware updates this bit after each transmission attempt.
0: The previous transmission failed
1: The previous transmission was successful
Note: This bit has the same value as the corresponding TXOKx bit in the CAN_TSR register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com